• You can log in to your eeworld account to continue watching:
  • Linux network driver experiment-detailed explanation of MII&RMII interface
  • Login
  • Duration:14 minutes and 20 seconds
  • Date:2023/04/22
  • Uploader:EE大学堂
Introduction
This course is the Linux driver development part of the series of courses that Punctual Atomic teaches you step by step on how to learn Linux. The supporting development board for this course is the Punctual Atomic alpha/mini Linux development board.

Unfold ↓

You Might Like

Recommended Posts

Virtual USB one-to-many communication
It's a bit metaphysical. Using two STM8S103F3P6 development boards and two CC1101s to send data to the virtual USB serial port on the PC, you can see two data appearing alternately in the serial debug
顾念深笙 PCB Design
ov5640 photo saving
[size=14px]Has anyone done photo saving with ov5640? For STM32f429, if you have, please share the source code. I have been working on it for a few days but have not succeeded. [/size]
王绍霖 ARM Technology
Electronics Competition Award-winning Work: Firefighting Flying Vehicle
[align=center][font=微软雅黑, "][size=14px][size=5][color=#000000]Abstract[/color][/size][/size][/font][/align][align=left][font=微软雅黑, "][size=14px][color=#000000]The quadrotor autonomous aircraft is a sm
sigma Electronics Design Contest
September 18th, don’t forget the national humiliation, work hard to code, to wipe out the century-old humiliation!!!
[b][color=#5E7384]This content is originally created by [size=3]懒猫爱飞[/size], a netizen of EEWORLD forum. If you need to reprint or use it for commercial purposes, you must obtain the author's consent
懒猫爱飞 Talking
Wireless charging solution "XS016 fully integrated MCU + micro IPM architecture"
[b] Wireless charging solution "XS016 fully integrated MCU + micro IPM architecture"[/b][color=#464646][backcolor=rgb(188, 211, 229)][font=Verdana, 宋体, sans-serif][size=12px] [/size][/font][/backcolor
无线充张生 PCB Design
2007 Zhiduo Microelectronics Integrated Design Test Questions
Digital questions : 1. ASIC process 2. Design of two-level registers, with some combinational logic delays in the middle, as well as input and output delays, etc. You are required to draw the timing a
hongqi FPGA/CPLD

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号