• Duration:8 minutes and 21 seconds
  • Date:2022/01/24
  • Uploader:Lemontree
Introduction
keywords: microprocessor Verilog
Digital logic and integrated circuit design are important professional basic courses for electronic information, computer and other majors. Based on the content of the traditional "Digital Logic Circuit Design" course, this course adds EDA design technology for building more complex digital systems from simple combinations and sequential digital circuit modules.

The purpose of this course is to enable students to:

1. Master the basic theory, analysis and design methods of digital logic circuits, as well as the design, simulation verification and testing methods of digital integrated circuits;

2. Understand the circuit structure of digital devices and programmable logic devices. On the basis of the structure and functions of integrated circuit chips, master the characterization and description methods of digital device external characteristics, logical relationships, as well as logic simplification and circuit optimization methods;

3. At the same time, understand the design and application methods of simple RISC processors, and be more proficient in using hardware The description language describes the digital circuit system and uses tool software to design, simulate and synthesize the digital circuit system.
Unfold ↓

You Might Like

Recommended Posts

How to install virtual machine on SinA33 development board
[i=s]This post was last edited by babyking on 2018-11-30 16:51[/i] [color=#333333][font=微软雅黑][size=18px]Today I got a Corethink development board, model SIN-A33, which uses Allwinner's A33 chip. Unlik
babyking Linux and Android
dsp28335 control asynchronous motor problem
How to use dsp to realize six-way high and low level output to control the on and off of six igbts to control the rotation of asynchronous motor, just let the motor rotate. What I have now is made wit
nada123 DSP and ARM Processors
Asking for advice on setting timing margin when synthesizing
I would like to ask you experts, how to decide how much timing margin to set during synthesis at a certain process node. For example, at 65nm process, this project decides to use 15% timing margin. So
eeleader FPGA/CPLD
Can I use the C2000 LaunchPad to develop a quadcopter?
Can I use C2000 LaunchPad to develop a quadcopter? [[i] This post was last edited by hanskying666 on 2012-10-24 12:41 [/i]]
hanskying666 Microcontroller MCU
How to Make DSP Digital Oscillator Generate Phase-Shifted Sine Wave
There are many ways to generate digital phase-shifted signals. The traditional direct digital frequency synthesis (DDS) phase-shifting principle is to first digitize the sine wave signal and form a da
Aguilera DSP and ARM Processors

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号