Training

Location:Training / Tools/EDA / Analog integrated circuit design (Li Zhangquan, Shanghai Jiao Tong University) / 38

You can log in to your eeworld account to continue watching：
38
Login

Duration：46 minutes and 53 seconds
Date：2021/09/25

Uploader：抛砖引玉

Introduction

keywords： simulation integrated circuit

Advanced analog integrated circuit circuit design course for first-year graduate students in microelectronics.
Teaching objectives: Through a more in-depth explanation of the basics of analog integrated circuit design, cultivate the innovative thinking ability and practical ability of graduate students, laying the foundation for the later training of graduate students.

You Might Like

Recommended Posts

Metastability Overview: 至芯科技FPGA大牛 FPGA/CPLD

Qt Learning Road Chapter 20 event(): [p=22, null, left][color=#555555][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][color=#333333][backcolor=rgb(247, 247, 247)][font=Tahoma, Arial, Helvetica, sans-serif]In the previous chapter,; 兰博 Embedded System

MOS tube controls the resonant frequency of the LC resonant circuit: A novice would like to ask a question about MOS tubes. In the resonant circuit shown in the figure below, when M1 and M2 are both turned on, that is, only the inductor L works in the circuit, L1 and L; cherrynana Analog electronics

Driving of light-emitting diodes for lighting and dedicated driving power converter: Semiconductor lighting is an important development direction in the field of lighting in the future. As a new type of lighting source, light-emitting diodes are gaining more and more widespread applic; highsun Power technology

Mathcad learning problems: When I was learning Mathcad according to the tutorial, I encountered the problem in the picture. I have changed the name several times, but it is still wrong. Thank you for your guidance; 呜呼哀哉 Analog electronics

Some problems encountered when using spartan6 PLL IP Core: [i=s]This post was last edited by VincentLee90 on 2019-10-13 21:34[/i]Some problems encountered when using spartan6 PLL IP CoreProblem 1 : The external clk is used as the global input clock to provide; VincentLee90 FPGA/CPLD

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号