Training

Location:Training / Tools/EDA / Simulation / Mentor PADS VX2 Layer 4 Router / Ethernet partial cabling processing

You can log in to your eeworld account to continue watching：
Ethernet partial cabling processing
Login

Duration：35 minutes and 57 seconds
Date：2021/01/31

Uploader：F凡亿教育

Introduction

keywords： Mentor

Mentor PADS VX2 Layer 4 Router

This set of tutorials uses the new version of Mentor PADS VX2.5 to explain in stages. From the creation of schematic libraries, schematics, PCB libraries to the layout and routing of PCB design, the whole process is explained and communicated with everyone. How to draw each device? How is it placed? How to pull each wire? What are the power cords? What are signal lines? These will be explained in detail one by one, and novices can generally do it themselves after reading it once. The entire process from scratch is explained clearly, so that as a novice, you can really learn something.

You Might Like

Recommended Posts

How to parse the format of IAR .a file: I've been trying to do something recently. I directly compiled the library to get the .a file, extracted the contents of the compiled function, and then wrote it directly on the internal FLASH of the; 辛昕 Programming Basics

Summary of comprehensive standards for electronic components: [i=s]This post was last edited by qwqwqw2088 on 2018-8-22 15:35[/i] [size=4]G4210 "GB/T4210-2001 Electrical Terminology: Electromechanical Components for Electronic Equipment" [/size] [size=4] [/size]; qwqwqw2088 Analogue and Mixed Signal

Power management goes beyond the chip level: In an era that is sensitive to power consumption, innovative ultra-low power consumption products have become the common research and development direction of the power supply industry. Therefore, ene; zbz0529 Power technology

Help: About the application of DSP in voice: My boss recently gave me a project to work on a speech noise reduction algorithm. It's a bit of a headache. Is there anyone who has done this before? Can you share your experience?; panbo5983 DSP and ARM Processors

I am a great detective: Finding the lost TI power supply puzzle: [align=center][color=rgb(18, 119, 221)][font=Fangzheng Lanting bold black, Microsoft elegant black][url=https://en.eeworld.com/bbs/thread-926795-1-1.html]I am a great detective: looking for the lost T; zyh9366 Analogue and Mixed Signal

Problems with parallel block simulation waveforms: I am learning FPGA and wrote a program according to the book.An error occurred, saying that Verilog does not support the fork statement. Can anyone tell me how to solve this problem? Thank you!; chenbingjy FPGA/CPLD

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号