Training

Location:Training / Hot Applications / Industrial Control / Automatic Control Theory Tsinghua University / Pole configuration algorithm (3): Pole configuration algorithm

You can log in to your eeworld account to continue watching：
Pole configuration algorithm (3): Pole configuration algorithm
Login

Duration：6 minutes and 21 seconds
Date：2020/02/02

Uploader：JFET

Introduction

keywords： PID Root locus automatic control

Automatic control theory is a core professional basic course in the automation discipline, and is also the theoretical basis for the research and design of complex engineering control systems. This course, also known as classical control theory, includes (1) Introduction to control systems, focusing on feedback principles; (2) Modeling of control systems, focusing on differential equations and mechanism method modeling, Laplace transform, and transfer functions. , frequency response model, data-driven model and the composition and block diagram transformation of typical control systems; (3) Analysis and performance evaluation of control systems, including the time response, structural properties, stability, steady-state accuracy, dynamic performance and timing of dynamic systems. Domain-frequency domain analysis method; (4) Frequency domain design of control system, PID controller and parameter tuning method, lead and lag correction.

You Might Like

Recommended Posts

DS1820 Chinese documentation: hey-hey; maker MCU

Keyboard mechanism (from Tianyun Technology): In this section, we will look at the key mechanism. Later, we will look at the UART mechanism and the binding mechanism. Through these three mechanisms, we can deeply study the message transmission me; 王加辉 RF/Wirelessly

Thonny IDE Portable: [i=s]This post was last edited by dcexpert on 2021-5-8 09:20[/i]Thonny is an IDE for beginners, integrating multiple functions such as code editing, file transfer, serial terminal, data visualization,; dcexpert MicroPython Open Source section

Problems reading and writing fpga registers: I want to read and write 4 registers in FPGA under 2440. The chip select of FPGA is cs4. First, set the timing (PROGRAMMABLE ACCESS CYCLE) and map 0x20000000 to virtual memory. At this time, the physi; firegao311 Embedded System

f5529 lab4 usb experiment in the experimental board transmits data to the host and receives it using the hyperterminal: There are two important statements in lab4.c: cdcReceiveDataInBuffer(dataBuffer, BUFFER_SIZE, CDC0_INTFNUM); //Receive cdcSendDataInBackground(dataBuffer, bytesReceived,CDC0_INTFNUM, 0); //Send Declar; 白云一片 Microcontroller MCU

How to design a card reader using 51 chip? Can an expert give me the overall design?: As the title says, since this is my first time to design hardware, I am a little confused...; 毅通客服1 Embedded System

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号