• Duration:10 minutes and 51 seconds
  • Date:2018/02/10
  • Uploader:通通
Introduction

This video provides an understanding of how the voltage regulator module (VRM) interacts with the printed circuit board planes and decoupling capacitors within a power distribution network (PDN).    A well designed PDN provides optimum system performance while a poorly matched designed PDN can result in poor system performance.  In the extreme case, rogue waves can occur within the PDN generating much higher voltage noise levels than expected, potentially interfering with system performance or resulting in permanent damage.  Recommendations for keeping the impedance flat are also provided.

This video explains how the Voltage Regulator Module (VRM) interacts with the printed circuit board planes and decoupling capacitors within the Power Distribution Network (PDN). A well-designed PDN provides optimal system performance, while a poorly designed PDN may result in degraded system performance. In extreme cases, rogue waves may appear within the PDN, producing higher than expected voltage noise levels that may interfere with system performance or cause permanent damage. Recommendations for keeping the impedance flat are also provided.


Unfold ↓

You Might Like

Recommended Posts

PWM rectifier working mode problem
[Ask if you don't understand] In the following figure, both the single-phase full-bridge PWM rectifier in Figure b and Figure c are in the same switching mode. Figure b is easy to understand, the AC v
shaorc Power technology
Choose VHDL or Verilog HDL
Hardware Description Language HDL (Hardware Describe Language) HDL Overview With the development of EDA technology, it has become a trend to design PLD/FPGA using hardware language. The most important
1234 FPGA/CPLD
Three pictures to understand 2-DOF PID control
2-DOF PID control is a control technology used in some advanced control algorithm temperature controllers. This post discusses 2-DOF PID control in the form of pictures and text. In the previous PID c
zidonghua01 Industrial Control Electronics
ADSP21160 realizes digital signal processing system
ADSP21160 adopts super Harvard structure, with 4 independent buses in the chip, which are used for dual data access, instruction access and input/output interface respectively. The chip integrates the
fish001 Microcontroller MCU
Memory Technology Cloud Storage/cSSD/eSSD/eMMC R&D recruitment in progress
Memory Technology Cloud Storage /cSSD/eSSD/eMMC RD recruitment in progressWelcome memory professionals, prospective memory professionals, and friends who are looking forward to joining the memory indu
maggiemamaqiao1 Recruitment
Beginner MicroPython, write an editor to practice:
Here is a picture of the effect first: [img=110,0]https://en.eeworld.com/bbs/forum.php?mod=image&aid=360660&size=300x300&key=29a572791660f8ad&nocache=yes&type=fixnone[/img] Usage method Putty serial p
EETUX MicroPython Open Source section

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号