logo Training

How to Design for Power Integrity: Looking for Power Delivery Noise Issues

Total of 1 lesson ,10 minutes and 51 seconds
Profile

This video provides an understanding of how the voltage regulator module (VRM) interacts with the printed circuit board planes and decoupling capacitors within a power distribution network (PDN).    A well designed PDN provides optimum system performance while a poorly matched designed PDN can result in poor system performance.  In the extreme case, rogue waves can occur within the PDN generating much higher voltage noise levels than expected, potentially interfering with system performance or resulting in permanent damage.  Recommendations for keeping the impedance flat are also provided.

This video explains how the Voltage Regulator Module (VRM) interacts with the printed circuit board planes and decoupling capacitors within the Power Distribution Network (PDN). A well-designed PDN provides optimal system performance, while a poorly designed PDN may result in degraded system performance. In extreme cases, rogue waves may appear within the PDN, producing higher than expected voltage noise levels that may interfere with system performance or cause permanent damage. Recommendations for keeping the impedance flat are also provided.


You Might Like

Recommended Posts

There are some problems with this flyback power supply circuit
In this flyback power supply, the X pin is used for current limiting, and the V pin is used for overvoltage detection. When nothing is set, there is no voltage output at the output end of C16 when the
西里古1992 Power technology
Multi-channel voice control switching circuit (paid part-time job)
Design and development requirements: There are 8 voice communication work units, and each work unit is connected by wire. Each work unit is equipped with a headset microphone and a control button to s
longkey Analog electronics
Who has done testability design and test sequence analysis?
How to optimize the reserved test points during circuit design?
wilgachen FPGA/CPLD
NIOS II Video Tutorial
number007cool FPGA/CPLD
How to configure TM4C123GH6PM QEI?
How to configure TM4C123GH6PM QEI?
xinlin Microcontroller MCU
[Video] In-depth understanding: SoC FPGA embedded software full chip debugging
[size=4][color=#0000ff]Introduction: Generally speaking, cross debugging of ARM and FPGA may take up 60-70% of the debugging time of the entire project, so we should understand how to debug, which is
chenzhufly Altera SoC
Recommended Content
Web users are watching Change

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号