• You can log in to your eeworld account to continue watching:
  • Open collector output gate circuit
  • Login
  • Duration:8 minutes and 37 seconds
  • Date:2017/09/23
  • Uploader:老白菜
Introduction
This course is one of the two major branches of electronic technology foundation and is an introductory technical basic course. The main content of the course is the basic principles of electronic devices and electronic circuits, analysis and design methods of digital circuits, and typical applications in practice. The knowledge points of Tsinghua University's "Fundamentals of Digital Electronics Technology" course include basics of logic algebra, gate circuits, combinational logic circuits, sequential logic circuits, pulse waveform generation and shaping, semiconductor memory, programmable logic devices, and digital/analog and analog/ Several conversion circuits, etc. The basic requirements of the course are to master the basic theories, basic knowledge and basic skills of electronic technology, cultivate the ability to analyze and solve problems, and lay a solid foundation for in-depth study of electronic technology and its application in professional fields.
Unfold ↓

You Might Like

Recommended Posts

RT5350 successfully boots Linux from USB using uboot
[p=28, 1, left][color=rgb(51, 51, 51)][size=16px]1. What you need to do in uboot is:[/size][/color][/p][p= 28, 1, left][color=rgb(51, 51, 51)][size=16px]①usb reset[/size][/color][/p][p=28, 1, left][co
chenzhufly RF/Wirelessly
How do I connect the shielding wire on the PCB?
I need to measure a nA level current (low frequency) on my PCB. The literature says that the section from the signal source output current to the detection device should be shielded with a shielded wi
liu0911 Embedded System
Global Hardware Technology Conference to be held in China
http://www.microsoft.com/china/events/2007/medc_winhec/default.aspx
mushei Embedded System
[FPGA Design Example] (7, 4) Cyclic Code Encoder
module cycle(c,u,clk); output[6:0] c; input[3:0] u; input clk; reg[2:0] i; reg d0,d1,d2,temp; reg[6:0] c; always @(posedge clk) begin d0=0; d1=0; d2=0; //initialize for (i=0;i4;i=i+1) //This for loop
eeleader FPGA/CPLD
It's so tiring to work under a fool! (Sequel)
Working in a stupid company, there is a stupid boss who really makes me want to quit every day. Every time the stupid boss assigns me something to do, he always says that so-and-so is going to do some
lingking Talking
VHDL Golden Guide
VHDL Golden Collection, all English classics
freeky FPGA/CPLD

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号