Nuclei Studio Integrated Development Environment Now Integrates SEGGER’s RISC-V-Enabled emRun Runtime Library

Publisher:EE小广播Latest update time:2022-04-12 Source: EEWORLD Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

Germany's SEGGER and China's RISC-V processor IP and solution company Nuclei Technology announced that the Nuclei Studio integrated development environment now integrates SEGGER's emRun runtime library. As a result of this collaboration, executable files generated by the Nuclei toolchain using emRun are smaller and faster.


image.png


emRun is a complete C runtime library that can be used in any toolchain. It is written specifically for embedded devices and is designed to achieve high chip performance with the smallest possible memory overhead. In many cases, the reduction in code size makes it possible to use smaller microcontrollers and less on-chip memory, which can save significant costs.


emRun includes emFloat, a floating point library that has been fully validated and optimized for embedded systems . The mathematical functions of emFloat are hand-written in assembly language and optimized for small code size and high execution speed.


image.png


“This is another big step for SEGGER and RISC-V in China,” said Mr. Lionheart Chen, General Manager and Executive Director of SEGGER Microcontroller China Co., Ltd. “We believe SEGGER has the ideal tool products needed by semiconductor manufacturers, especially small and medium-sized companies, who want to start with a perfect and affordable solution. We are proud to work with Nucleotech to advance the RISC-V ecosystem.”


Fang Huaqi, Software Director of Nuclei Technology, said: " SEGGER has made lasting and great contributions to the development of the RISC-V ecosystem and is one of the important forces driving RISC-V towards a broader development dimension . The integration with the emRun library will help Nuclei Studio continue to improve and provide more possibilities, especially in embedded MCU and other usage scenarios. emRun brings excellent code size and computing performance, which is a great help to users in terms of efficiency and cost. With the continuous development of the RISC-V ecosystem and the iterative upgrade of our software platform, we also look forward to more cooperation opportunities between the two parties in the future."


As part of the SEGGER Embedded Studio integrated development environment, emRun's value and performance have been widely proven. Users can easily evaluate emRun's performance free of charge using the Embedded Studio Friendly License.


Reference address:Nuclei Studio Integrated Development Environment Now Integrates SEGGER’s RISC-V-Enabled emRun Runtime Library

Previous article:IAR enables Alif to build powerful AI/ML applications on microcontrollers and fusion processors
Next article:WPG World Peace Group launches OP-Killer AI prototype development board solution based on NXP products

Recommended ReadingLatest update time:2024-11-16 10:37

New IAR Embedded Workbench for RISC-V supports Andes CoDense™ extension
IAR Embedded Workbench for RISC-V version 3.11 supports the Andes CoDense™ extension for the AndeStar™ V5 RISC-V processor to help embedded developers reduce code size and improve application performance Uppsala, Sweden - November 17, 2022 - IAR Systems®, a global leader in embedded development softwa
[Embedded]
New IAR Embedded Workbench for RISC-V supports Andes CoDense™ extension
Recent hot topics in car manufacturers: RISC-V, AI, Chiplet
Except for Tesla, no car manufacturer has actually launched its own chip . However, this has not suppressed OEMs’ strong desire to develop their own chips. Can chip suppliers still offer what the automakers want but don’t have yet? What's the cost? Or, is the car manufacturer's beautiful vision leading chip companies
[Automotive Electronics]
Recent hot topics in car manufacturers: RISC-V, AI, Chiplet
Codasip Joins Intel Pathfinder for RISC-V Design Support Program
Munich, Germany, August 31, 2022 – Codasip, a leader in processor design automation and customizable RISC-V processor intellectual property (IP), today announced that its 32-bit IP core, the L31, will be available through the Intel Pathfinder for RISC-V* program Professional Edition. By joining the program,
[Embedded]
Codasip Joins Intel Pathfinder for RISC-V Design Support Program
Zhang Jianfeng, Dean of DAMO Academy: Embrace the butterfly change, RISC-V will be a ship to explore the new world of computing power
2023 is the most active year for RISC-V. During this year, Meta launched the first-generation AI inference accelerator based on the RISC-V architecture, and Qualcomm announced that it will cooperate with Google to launch smart phones based on the RISC-V architecture and supporting the Wear OS system. Wearable chips, t
[Embedded]
Zhang Jianfeng, Dean of DAMO Academy: Embrace the butterfly change, RISC-V will be a ship to explore the new world of computing power
Codasip Provides Customized RISC-V Processing Solutions for SiliconArts’ Ray Tracing GPUs
Codasip Provides Customized RISC-V Processing Solutions for SiliconArts’ Ray Tracing GPUs SiliconArts uses Codasip 7-series core IP and Codasip Studio tools in its ray tracing GPUs Munich, Germany and Seoul, South Korea, November 2022 – Codasip, a leader in customizable RISC
[Embedded]
Codasip Provides Customized RISC-V Processing Solutions for SiliconArts’ Ray Tracing GPUs
Huawei HiSilicon discloses: self-developed RISC-V CPU
There are often rumors about Huawei working on RISC-V. Recently, the author found that Huawei HiSilicon stated on its official website that the company used its own RISC-V CPU on Hi3731V110. It is reported that this is an analog TV (ATV) main processing chip that supports various global standards. It has a built-in
[Embedded]
Huawei HiSilicon discloses: self-developed RISC-V CPU
Technical White Paper: Using Advanced Formal Verification Tools to Efficiently Complete RISC-V Processor Verification
Technical White Paper Using advanced formal verification tools to efficiently complete RISC-V processor verification In our previous technical white paper , "Efficient RISC-V Processor Verification Method Based on Formal Verification" , we introduced a formal verification-based
[Industrial Control]
Technical White Paper: Using Advanced Formal Verification Tools to Efficiently Complete RISC-V Processor Verification
10 domestic RISC-V chips are coming
In the AIoT era, the RISC-V architecture is expected to become the next generation of widely used CPU architecture due to its open and flexible features. In recent years, as Intel, which dominates the high-performance and high-power consumption fields, has also begun to extend its tentacles to RISC-V, the market has g
[Mobile phone portable]
10 domestic RISC-V chips are coming
Latest Embedded Articles
Change More Related Popular Components
Guess you like

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号