When I was reading the chip manual of SDRAM, I kept thinking about this question: How is the capacity of SDRAM calculated? After searching various materials on the Internet, I finally share my summary with you!
Take the model of the SDRAM chip manual of my development board: h57v2562gtr60c as an example. By looking at the datasheet of my h57v2562gtr60c, we know that
there are 13 row address selection lines (RA0~RA12), 9 column address selection lines (CA0~CA8),
2 bank selection lines (BA0, BA1), and 16 data lines (DQ0~AQ15).
We know that the total number of SDRAM cells = (2^row address selection lines) * (2^column address selection lines) * (2^Bank selection lines).
From this, we can conclude that the total number of our SDRAM cells = (2^13)*(2^9)*(2^2)=2^24 cells.
Note: The row address selection line bit 13 does not mean that each of our banks has only 13 rows, but that the number of rows that can be represented by each bank is 2^13 rows. The same is true for the column address selection lines and bank lines.
We know the total number of SDRAM cells, but we cannot determine the capacity of the entire SDRAM, because we do not know how many bits of data are stored in each cell of our SDRAM. So how is this determined?
Then this involves the concept of bit width. In the TQ2440 development board, two SDRAMs are used to form a whole SDRAM, in which the address line shares the same address, and the data line is divided into two 16-bit, because each SDRAM only provides 16 data lines, so my personal understanding is: the lower 16 bits exist in one of the SDRAMs, and the upper 16 bits exist in the other SDRAM, so that every time data is sent or read to the same address, the purpose of sending or reading 32-bit wide data is achieved, that is, the data of a storage unit corresponding to each address is 32 bits.
So the capacity of our entire SDRAM = (total number of SDRAM units) * (bit width) = (2^24) * 32 = 2^29 bit
Note: I am calculating the total capacity of the entire SDRAM of the TQ2440 development board, not the total capacity of each individual SDRAM. If the capacity of each SDRAM chip = the capacity of the entire SDRAM / 2
Note: The unit of calculation here is bit. If we convert it into bytes, it is 2^29 bit / 8 = 2^26 Byte = 2^6 MB = 64 MB
This is the final SDRAM capacity of the TQ2440 development board.
Previous article:Talking about the experience of learning single chip microcomputer
Next article:stm8 download program (using ST-LINK downloader and STVP download software)
Recommended ReadingLatest update time:2024-11-16 13:31
Professor at Beihang University, dedicated to promoting microcontrollers and embedded systems for over 20 years.
- Innolux's intelligent steer-by-wire solution makes cars smarter and safer
- 8051 MCU - Parity Check
- How to efficiently balance the sensitivity of tactile sensing interfaces
- What should I do if the servo motor shakes? What causes the servo motor to shake quickly?
- 【Brushless Motor】Analysis of three-phase BLDC motor and sharing of two popular development boards
- Midea Industrial Technology's subsidiaries Clou Electronics and Hekang New Energy jointly appeared at the Munich Battery Energy Storage Exhibition and Solar Energy Exhibition
- Guoxin Sichen | Application of ferroelectric memory PB85RS2MC in power battery management, with a capacity of 2M
- Analysis of common faults of frequency converter
- In a head-on competition with Qualcomm, what kind of cockpit products has Intel come up with?
- Dalian Rongke's all-vanadium liquid flow battery energy storage equipment industrialization project has entered the sprint stage before production
- Allegro MicroSystems Introduces Advanced Magnetic and Inductive Position Sensing Solutions at Electronica 2024
- Car key in the left hand, liveness detection radar in the right hand, UWB is imperative for cars!
- After a decade of rapid development, domestic CIS has entered the market
- Aegis Dagger Battery + Thor EM-i Super Hybrid, Geely New Energy has thrown out two "king bombs"
- A brief discussion on functional safety - fault, error, and failure
- In the smart car 2.0 cycle, these core industry chains are facing major opportunities!
- The United States and Japan are developing new batteries. CATL faces challenges? How should China's new energy battery industry respond?
- Murata launches high-precision 6-axis inertial sensor for automobiles
- Ford patents pre-charge alarm to help save costs and respond to emergencies
- New real-time microcontroller system from Texas Instruments enables smarter processing in automotive and industrial applications
- A comprehensive look at the entire family of MSP430 microcontrollers
- CircuitPython upgraded to 5.2.0
- TI shared power bank design experience sharing, if you like it, please read it
- Installation and sound source localization algorithm of a diamond microphone array
- How to start the design of adjustable voltage regulated power supply application
- Has anyone used the AT32F403 microcontroller? Is there any example program or something?
- A detail of MSP430 interrupt
- The upper limit for each mobile phone is US$2.5. How much 5G patent fees can Huawei collect?
- Schematic diagram of one-input and eight-output terminal block
- IEEE Top Programming Language Rankings 2021