Definition and Testing of Dynamic Parameters of High-Speed ​​Analog-to-Digital Converters

Publisher:心有归属Latest update time:2011-06-23 Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

The parameter definitions and descriptions of the high-speed analog-to-digital converter (ADC) are shown in Table 1.

Table 1 Dynamic parameter definition


Board layout and hardware requirements for test solutions

To properly test the dynamic parameters of a high-speed ADC, it is best to use a pre-assembled circuit board from the manufacturer or refer to the circuit board layout recommended in the data sheet. The layout of a high-speed data converter requires high-speed circuit design skills and should generally follow the following basic rules:

All bypass capacitors should be installed as close to the device as possible, preferably on the same level as the ADC, and surface mount components should be used to shorten the leads and reduce parasitic inductance and capacitance.

The analog power supply, digital power supply, reference power supply and input common terminal are bypassed to ground by two 0.1MF ceramic capacitors and one 2.2M(F) bipolar capacitor in parallel.

Use multi-layer circuit boards with separate ground and power planes to ensure signal integrity.

When using independent ground planes, the physical location of the ADC analog ground and digital ground should be considered. The impedance between the two ground planes should be as low as possible, and the AC and DC voltage difference between the two should be less than 0.3V to avoid device damage and deadlock. The analog ground and digital ground should be connected at a single point, which can be connected with low-resistance surface-mount resistors (1Ω~5Ω), ferrite beads, or directly short-circuited to avoid interference of noisy digital ground currents on the analog ground.

If the analog ground and digital ground are sufficiently isolated, all ground pins can be placed on the same plane.

High-speed digital signal lines should be kept away from sensitive analog signal lines.

All signal lines should be as short as possible and have no 90° corners.

The clock input should be treated as an analog input signal, away from any analog input and digital signals.

Choosing the right test solution and the right test equipment is an important step in obtaining the best parameters of the data converter. The hardware selection solution proposed below is necessary and effective for testing the high-speed ADC MAX1448.

DC Power Supply (Hewlett Packard E3620A, Dual 0-25V, 0-1A): Provides independent power supplies for analog and digital circuits. Each power supply must be able to provide 100mA of drive current.

Clock signal function generator (Hewlett-Packard HP8662A): The clock input of the device under test accepts a clock signal compatible with CMOS levels. Since the MAX1448 uses a ten-stage pipeline structure and the inter-stage conversion depends on the repeatability of the rising and falling edges of the external clock, a low-jitter, fast rising/falling external clock signal is required. In particular, the sampling of this converter occurs on the falling edge of the clock signal, and the jitter of the falling edge should be minimized. Aperture jitter limits the SNR performance of the ADC:

SNRdB = 20·log10 (1 / 2π·fIN·TAj)

Where fIN is the analog input frequency and tAJ is the aperture jitter time. In undersampling applications, the clock jitter specification is more stringent.

Input signal function generator (Hewlett-Packard HP8662A):

To ensure proper operation, the two function generators (clock and input signal) must be phase locked.

Logic Analyzer - (Hewlett-Packard HP16500C):

Select a logic analyzer based on the sampling points required by the FFT. For example, the HP1663C has a data recording capacity of less than 4k and can be used in this test.

Analog Bandpass Filter (TTE Elliptic Function Bandpass Filter Q56 Series):

Cut-off frequencies: 7.5MHz, 20MHz, 40MHz and 50MHz

Digital Multimeter (DMM): Used to check reference, supply, and common-mode voltages.

Evaluation board for the device under test

The logic analyzer is synchronized with an external clock signal from the circuit board and phase-locked to the rising edge of the clock. When collecting data, the data can be stored on the data acquisition board, exchanged via the logic analyzer's HPIB bus, or stored on the logic analyzer's hard disk or floppy disk.

The next consideration was the selection of appropriate software tools. The following software tools were selected for data acquisition and analysis:

* LabWindows/CVI: Establishes a communication link between the logic analyzer and the data acquisition board and performs data acquisition.

* MATLAB: A software tool used to perform FFT and dynamic parameter analysis on the acquired data. The source code can be obtained from the Maxim Chinese website (www.maxim-ic.com.cn).

The overall circuit block diagram used for testing is shown in Figure 1.

Overall circuit diagram for testing [page]

Power spectrum, frequency resolution, spectral leakage and window function

Fast Fourier Transform (FFT) and power spectrum are very useful tools for analyzing and measuring the acquired data records. With these tools, time domain signals can be effectively acquired, their spectral components can be measured, and the results can be displayed.

The frequency range and resolution of the power spectrum (reference sampling procedure) on the frequency axis (x-axis) depends on the sampling rate and the length of the data record (number of sampling points). The number of frequency points or spectral lines on the power spectrum is N/2, where N is the number of points contained in the signal sampling record. All frequency points are spaced apart by fSAMPLE/N, which is usually called frequency resolution or FFT resolution:

Bin = fSAMPLE/N = 1 / (N · (tSAMPLE)

Spectral Leakage and Window Functions

Window functions are often used in FFT analysis. Correctly selecting the window function is critical in FFT-based measurements. Spectral leakage is caused by the assumption in the FFT algorithm, which assumes that discrete time series can be accurately extended in the entire time domain. All signals containing this discrete time series are periodic functions, and the period is related to the length of the time series. However, if the length of the time series is not an integer multiple of the signal period (fIN/fSAMPLE (NWINDOW/NRECORD), the assumption is not true and spectral leakage will occur. In most cases, an unknown stationary signal is processed, and the number of sampling points cannot be guaranteed to be an integer multiple of the period. Spectral leakage causes the energy of a given frequency component to leak to adjacent frequency points, thereby introducing errors in the measurement results. Choosing an appropriate window function can reduce the spectral leakage effect.

To further understand the impact of the window function on the spectrum, let's examine the frequency characteristics of the window function. The input data passing through a window function is equivalent to the convolution of the spectrum of the original data and the spectrum of the window function. The spectrum of the window function consists of a main lobe and several side lobes, with the main lobe centered on each frequency component of the time domain signal. The side lobes decay to zero at certain intervals on both sides of the main lobe. FFT produces a discrete spectrum, and what appears in each spectrum line of the FFT is the continuous convolution spectrum on each spectrum line. If the spectrum components of the original signal are exactly the same as the spectrum lines in the FFT, in this case the length of the sampled data is an integer multiple of the signal period, and there is only the main lobe in the spectrum. The reason why there are no side lobes is that the side lobes are located at the zero component points at the sampling frequency intervals on both sides of the main lobe of the window function. If the length of the time series is not an integer multiple of the period, the continuous spectrum of the window function will deviate from the center of the main lobe, and the frequency offset corresponds to the difference between the signal frequency and the FFT frequency resolution. This offset causes the appearance of side lobes in the spectrum. Therefore, the side lobe characteristics of the window function directly affect the leakage width of each spectrum component to the adjacent spectrum.

Window function characteristics

To simplify the selection of window functions, it is necessary to define some parameters to compare different windows. These parameters are: -3dB main lobe bandwidth, -6dB main lobe bandwidth, side lobe peak value, and side lobe decay rate (Table 2).

Table 2 Commonly used window function characteristic parameters

Commonly used window function characteristic parameters

Each window function has its own characteristics, and different window functions are suitable for different applications. To select the correct window function, you must first estimate the spectral components of the signal. If there are many strong interfering frequency components far away from the measured frequency in the signal, a window function with a faster sidelobe attenuation rate should be selected; if the strong interfering frequency component is close to the measured frequency, a window function with a smaller sidelobe peak should be selected; if the measured signal contains two or more frequency components, a window function with a very narrow main lobe should be selected; if it is a single frequency signal and requires high amplitude accuracy, it is recommended to use a window function with a wide main lobe. Continuous sampling is used for signals with a wide frequency band or containing multiple frequency components. Most applications can obtain satisfactory results using the Hanning window because it has good frequency resolution and the ability to suppress spectrum leakage.

Dynamic parameters: SNR, SINAD, THD, SFDR, and TTIMD

Referring to the above content, the power spectrum, spectrum leakage, window function, SNR, SINAD, THD, and SFDR can be calculated by FFT using MATLAB software:

SNR=10*log10(Ps/Pn)

SINAD=10*log10(Ps/(Pn+Pd))

THD=10*log10(Pd/Ph(1))

SFDR=10*log10(Ph(1)/max(Ph(2:10)))

Where: Ps – signal power, Pn – noise power, Pd – offset power caused by the second to fifth harmonics, Ph(1) – harmonic power (fundamental), Ph(2:10) – second to ninth harmonic power.

Table 3 Signal spectrum and window function selection

Signal spectrum and window function selection

The measurement of two-tone intermodulation (TTIMD) is very clever. Two input frequencies are combined through a power combiner to produce intermodulation components, which are used to simulate the intermodulation distortion of the ADC. When selecting the input frequency, the following conditions must be considered to optimize the intermodulation performance: select a frequency within the passband of the input filter; if the two input frequencies are very close, the correct window function must also be selected. However, if the frequencies are too close, the power combiner will simulate all intermodulation products generated by the second and third intermodulation; if the two input frequencies are too different, it may be necessary to use a window function with lower frequency resolution.

in conclusion

There are many factors to consider when capturing signals from high speed ADCs and analyzing them to determine the dynamic performance of data converters. Understanding the basics of FFT-based measurements and the associated calculations, the effects of spectral leakage, how to avoid spectral leakage with the right test equipment, and layout techniques will allow for successful data acquisition and analysis.

Reference address:Definition and Testing of Dynamic Parameters of High-Speed ​​Analog-to-Digital Converters

Previous article:Evaluation of electrical performance of photovoltaic cells
Next article:Ultra-wideband combined pulse waveform design

Latest Test Measurement Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号