rar

Design of real-time median filter based on FPGA

  • 2013-07-01
  • 165.47KB
  • Points it Requires : 2

Abstract: Various noises introduced in the process of image generation and acquisition will deteriorate the image quality. In order to realize the real-time preprocessing of images, the basic principle and algorithm of the median filter are first introduced. Then, a fast real-time median filter is designed based on the root-radix algorithm of the median filter on the field programmable gate array (FPGA) using the pipeline technology. A method for storing the first two lines of image data during the process of line-by-line output image processing is given. The simulation results show that the median filter can complete the preprocessing of the CCD output image in real time, achieving the purpose of suppressing noise and maintaining image details. [Author Abstract]

unfold

You Might Like

Uploader
论文帝
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×