rar

Design of frame synchronization extraction based on cpld

  • 2013-07-01
  • 149.49KB
  • Points it Requires : 2

I am working on a baseband bit-by-bit multiplexing system recently, in which the demultiplexing part involves clock extraction and frame synchronization extraction. I will upload it now to discuss with you. Frame synchronization extraction design based on cpld (VHDL)

unfold

You Might Like

Uploader
论文帝
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×