rar

Method and steps for implementing signal generator on CPLD programmable logic chip

  • 2014-03-05
  • 4.82KB
  • Points it Requires : 2

The method and steps of realizing signal generator on CPLD programmable logic chip, the system adopts top-down design method, takes hardware description language VHDL and schematic diagram as design input, and builds the system with modular units.

unfold

You Might Like

Uploader
电子爱好者IK
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×