rar

The interface is as follows: clk: clock input

  • 2014-03-05
  • 4.58KB
  • Points it Requires : 2

The interface is as follows: clk: clock input terminal, this signal is the synchronization signal of serial scanning; data_control[7..0]: 8 input signals that control the display of digital tubes respectively; led_addr[7..0]: output control signal for serial scanning of 8 digital tubes; seg7_data[6..0] drives the output signal of each display segment of the 7-segment digital tube;

unfold

You Might Like

Uploader
电子爱好者IK
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×