pdf

Research on Network-on-Chip Topology

  • 2013-09-22
  • 189.47KB
  • Points it Requires : 2

With the increasing complexity of SoC architecture design, the traditional bus structure has become a bottleneck for communication between IP cores. In order to meet the needs of large-scale integrated circuit development in terms of scalability, energy consumption, area, clock asynchrony, reusability, QoS, etc., a new design method - network on chip (NoC) came into being, which is an innovation of the original design model. This paper analyzes the technical characteristics of NoC and the key technologies in this field, classifies the common topologies in NoC in detail, and points out the advantages and disadvantages of each topology; then, by analyzing the performance parameters of each topology, a comprehensive comparison of their performance is made. Keywords: network on chip, grid, topology

unfold

You Might Like

Uploader
电子爱好者IK
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×