A FIFO is proposed that generates empty and full flags based on asynchronous comparison method and uses latches to synchronize flags with clocks. The corresponding Verilog HDL code is also given. This method can increase clock frequency and save layout area.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore