zip

Design of a method to eliminate the metastable state of asynchronous timing

  • 2013-09-22
  • 510.69KB
  • Points it Requires : 2

  A FIFO is proposed that generates empty and full flags based on asynchronous comparison method and uses latches to synchronize flags with clocks. The corresponding Verilog HDL code is also given. This method can increase clock frequency and save layout area.

unfold

You Might Like

Uploader
solarelec
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×