pdf

SystemVerilog hardware design and modeling

  • 2018-05-20
  • 50.06MB
  • Points it Requires : 2

This book is a practical book that introduces SystemVerilog (Verilog-2005). The book introduces the new features of SystemVerilog compared to Verilog in an easy-to-understand way, including new data types, operators, process block statements, and interface structures suitable for SoC design. These new features greatly improve the high-level abstraction ability of Verilog, making up for the shortcomings of Verilog\'s strong bottom-level description ability but weak system-level description ability. In order to further illustrate these new data types, operators, and process statements, this book conducts an in-depth analysis of the simulation behavior of data types, operators, and process statements in Verilog statements, so that readers can deepen their understanding of Verilog. In addition, this book also introduces some system connection description methods added by SystemVerilog. Compared with Verilog-2001, these methods can further simplify system connections and improve design efficiency. This book provides many code examples, which can be downloaded from the Internet, which will help readers learn SystemVerilog.

unfold

You Might Like

Uploader
fjjjnk1234
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×