pdf

Realization of High-Speed ​​Data Interface Based on FPGA

  • 2013-09-22
  • 156.74KB
  • Points it Requires : 2

This paper introduces a method of using FPGA devices to complete high-speed digital transmission. This method is used to realize the high-speed data interface of wireless transceiver chip nRF2401A. To further improve the transmission rate, the transmitted data is also compressed in the designed interface system. The high speed data interface and the corresponding data compressing algorithm are programmed using VHDL. The whole system has been tested, which shows the feasibility of the designing method based on FPGA.Keywords: FPGA , digital transmission, digital compression, digital radio

unfold

You Might Like

Uploader
sinceyoulove
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×