pdf

Digital System Design and Verilog HDL

  • 2020-09-01
  • 5.77MB
  • Points it Requires : 1

The book is based on the Quartus Prime and Synplify Pro software platforms, Verilog-1995 and Verilog-2001 language standards, and focuses on synthesizable design. Through a large number of verified digital design examples, it explains the methods and techniques of digital system design and introduces the knowledge and skills of Verilog engineering development from the simplest to the most in-depth. The characteristics of this book are: focusing on practicality, closely linked to teaching practice, and rich examples. The book is easy to understand, with clear concepts and fluent language.

unfold

You Might Like

Uploader
sigma
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×