Variable fraction decimator design. Implemented using sg in matlab, it can be converted into a bit file and downloaded to fpga.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore