rar

Effects of Clock Jitter and Phase Noise on Sampling Systems

  • 2013-09-22
  • 282.1KB
  • Points it Requires : 2

If the clock is chosen wisely, a simple jitter specification is rarely enough. It is important to know the bandwidth and spectral shape of the clock noise so that it can be properly accounted for in the sampling process. Many system designers do not specify high enough phase noise and jitter requirements for data converter clocks. A few picoseconds of clock jitter quickly translates into several decibels of loss in the signal path.

unfold

You Might Like

Uploader
nonogugu66
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×