zip

Design and Development of SDRAM Interface for PowerPC Host Processor

  • 2013-09-22
  • 956KB
  • Points it Requires : 2

                                                                                                                                                                                                    The peripheral circuits of PowerPC host processors are relatively complex, which brings certain difficulties to circuit design and development. This paper discusses the hardware design of SDRAM interface, and discusses the development method of VxWorks BSP through examples, gives experimental results, and describes the relevant registers of chipset Tsi107 in detail.                                                                   

unfold

You Might Like

Uploader
nonogugu66
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×