pdf

Realization of VGA Display Interface in Core Scanner

  • 2013-09-19
  • 302.36KB
  • Points it Requires : 2

This paper proposes a design scheme that uses FPGA as the main controller, combined with D/A converter and frame memory to realize VGA display interface. It gives a system connection block diagram, introduces the basic characteristics of D/A converter chip ADV7125, frame memory AL422B, the basic principle of VGA display, and the implementation method of accessing frame memory. It also gives the simulation waveform of VGA synchronization timing. This design implementation method and device selection are both typical representative significance.

unfold

You Might Like

Uploader
mamselc
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×