Download>Category>FPGA/CPLD>Others>Design of Taxi Fare Meter Based on FPGA

pdf

Design of Taxi Fare Meter Based on FPGA

2014-03-05
1.1MB
Points it Requires : 2

repReport

Document Introduction
You Might Like
Recommended Downloads

This paper introduces a design method for taxi meters using a single-chip FPGA chip. It mainly explains how to use emerging EDA devices to replace traditional electronic design methods, and use the programmability of FPGA, simple and changeable design methods to shorten the R&D cycle, while making the taxi meter smaller and more powerful. This design not only realizes some basic functions required by the taxi meter, but also takes into account some particularities of the taxi industry and pays more attention to adding some new ideas to the design. It mainly includes the use of FPGA chips and programming in VHDL language, which makes it more portable and more conducive to product upgrades; LCD liquid crystal display replaces traditional LED display, making it more flexible and changeable when displaying, and the display content can be changed as needed without being restricted by hardware; flexible pricing standard setting makes it possible to link cost factors such as oil price fluctuations with taxi prices; At the same time, new functions such as statistical functions, password settings, speeding alarms, and road and bridge fees are added to make this design more practical.

unfold

You Might Like

Uploader

: lamas

Recommended ContentMore

Open source project More

Popular Components

Searched by Users

Just Take a LookMore

[Mill Edge AI Computing Box FZ5 Review] First experience with "object detection"
The two examples that come with edgeBorad, image classification runs smoothly, and now let's run "image calibration" also known as "object detection". This is an application for detecting screws and n
How do you determine the phase of voltage and current?
How do you determine the phase of voltage and current?Output sine wave 0-50V, maximum output current within 25mA, output power 1.5W. Voltage signal VF0, current signal IF0, when VF0 and IF0 are in pha
Can four 16-bit DDR3 chips be designed using a 6-layer PCB?
I would like to ask, if 4*16bit DDR3, front and back mounting layout, using 6-layer PCB design, what should the reasonable stacking structure be? Is there any risk in 6 layers? Thank you.
CC2530 and CC2592 detailed introduction
This application report describes pairing the cost-effective SimpleLink ZigBee CC2530 wireless networking MCU with the SimpleLink CC2592 extender to improve receiver sensitivity, increase the total li
Raspberry Pi Pico Documentation
[i=s]This post was last edited by dcexpert on 2021-2-4 08:58[/i]Get Started with MicroPython on Raspberry Pi Picoor: https://www.micropython.org.cn/pan/inde ... d=AFZriR46 Extract password: JGucx Rasp
【Beetle ESP32-C3】Hardware Analysis
Design Method of AC/DC PWM Flyback Converter
TI MCU Classification
【National Technology N32G430】Review ~ Light up the digital tube and serial port printing, ADC
How to receive 0x00 in serial communication

Trending Downloads

Trending ArticlesMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号

×