The Intersil HCTS160MS is a Radiation Hardened high speedpresettable BCD decade synchronous counter that features anasynchronous reset and look-ahead carry logic. Counting andparallel presetting are accomplished synchronously with the lowto-high transition of the clock. A low level on the synchronousparallel enable input, SPE, disables counting and allows data atthe preset inputs, P0 - P3, to be loaded into the counter. Thecounter is reset by a low on the master reset input, MR. Two countenables, PE and TE are provided for n-bit cascading. TE alsocontrols the terminal count output, TC. The terminal count outputindicates a maximum count for one clock pulse and is used toenable the next cascaded stage to count.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore