pdf

HCTS160/HCTS160MS pdf datasheet(Radiation Hardened Synchronous Counter)

  • 2013-09-22
  • 139.95KB
  • Points it Requires : 2

The Intersil HCTS160MS is a Radiation Hardened high speedpresettable BCD decade synchronous counter that features anasynchronous reset and look-ahead carry logic. Counting andparallel presetting are accomplished synchronously with the lowto-high transition of the clock. A low level on the synchronousparallel enable input, SPE, disables counting and allows data atthe preset inputs, P0 - P3, to be loaded into the counter. Thecounter is reset by a low on the master reset input, MR. Two countenables, PE and TE are provided for n-bit cascading. TE alsocontrols the terminal count output, TC. The terminal count outputindicates a maximum count for one clock pulse and is used toenable the next cascaded stage to count.

unfold

You Might Like

Uploader
lamas
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×