zip

WP370 - Intelligent clock gating technology reduces dynamic switching power consumption

  • 2014-03-05
  • 421.27KB
  • Points it Requires : 2

    Xilinx introduces the industry\'s first automated fine-grained clock gating solution that reduces dynamic power consumption by up to 30% for Virtex®-6 and Spartan®-6 FPGA designs. Xilinx intelligent clock gating optimizations are automatically applied to the entire design, without adding more new tools or steps to the design flow, and without changing existing logic or clocks, thus avoiding design modifications. In addition, the solution preserves timing results in most cases.

unfold

You Might Like

Uploader
justyouandmehr
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×