pdf

Application of LVDS high-speed differential board-to-board interface based on FPGA

  • 2013-09-22
  • 542.08KB
  • Points it Requires : 2

With the increase of ADC device speed and the improvement of FPGA and DSP device operation speed, high-speed and stable data transmission is required between high-speed AD and signal processing system. The bandwidth of CPCI and FDPD high-speed buses, which were widely used before, can no longer meet the data transmission rate requirements of broadband receivers, becoming a new bottleneck affecting receiver performance. In view of this situation, a DDR transmission interface based on LVDS differential interface is proposed to solve this bottleneck, and FPGA is implemented on the actual hardware platform, reaching an interface rate of 18.4 Gbit/s.

unfold

You Might Like

Uploader
jasionla
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×