This paper uses Altera\'s FPGA device Cyclone III series EP3C10 as the core device to form the RS (255, 223) coding system; uses Quartus II 9.0 as the hardware simulation platform, uses the hardware description language Verilog_HDL to implement programming, and connects to EP3C10 through the JTAG interface. RS (Reed-Solomon) code is a special non-binary BCH code with strong error correction capability. It can deal with random and burst errors and is widely used in various communication systems and confidentiality systems. RS (255, 223) code can detect 32-byte length and correct 16-byte length of continuous data error information.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore