Refer to the Transmitter data path in the data sheet. The status bitTRSR[7] is set when the Tx shift register is empty and no other characters (from the TxFlFO special char. or Sync char.) are waitingto fill it. There can be a one bit time delay due to the Data Encoderafter the Tx SR is empty and before the last bit of the character isseen on the TxD pin. The TEOM command causes the FCS to besent after the next character put into the Tx FIFO is sent. The CRC generation takes place after the Tx SR, so TRSR[7] will be set afterthe FlFOed character is serialized but before FCS is sent. Another status bit, Frame Complete, TRSR[5] is set when transmission ofthe FCS begins.
You Might Like
Recommended ContentMore
Live replay: Keysight's small probes, big knowledge, don't let the probes drag down your test results!
Control System Simulation and CAD
MIT 6.622 Power Electronics
Live playback: Wireless networking solution based on Infineon AIROC™ CYW20829 low-power Bluetooth chip
Live replay: ADI & WT·World Health MCU Pain Point Exploration Season: MCU application problems are solved with all our strength!
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
circle
About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Room 1530, 15th Floor, Building B,
No.18 Zhongguancun Street,
Haidian District,
Beijing, Postal Code: 100190
China
Telephone: 008610 8235 0740
京公网安备 11010802033920号
