zip

High-speed FIR filter and VLSI implementation

  • 2013-09-22
  • 95.06KB
  • Points it Requires : 2

   This paper proposes a new high-speed filter structure, the core of which is a unique multiply-add unit. This multiply-add unit is explored through in-depth research on the BOOTH type multiplier and high-speed adder structure. Using this multiply-add unit, we can realize any order high-speed FIR filter. At the end of the article, we use this structure to realize a high-speed chroma filter in a video encoder, and compare its performance with that of the filter designed with a traditional structure.

unfold

You Might Like

Uploader
flexbuilder
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×