pdf

Very good RTL coding style gui

  • 2013-09-29
  • 2.61MB
  • Points it Requires : 2

              RTL Design Style Guide for Verilog - V1Chapter 3 RTL Design MethodologyChapter 3 RTL Design MethodologyThis chapter introduces the methodology for creating function libraries, the parameterization of design resources, test facilitation design, low power consumption design, and methods for managing design data. This chapter also introduces the methodology for improving design quality and the reusability of design resources.3.1 Create function librariesContents3.2 Using function libraries 3.3 Design for Test (DFT) 3.4 Low Power-Consumption Design 3.5 Source codes and design data management3-13.1. Create function libraries3.1. Create function libraries3.1.1. Create and utilize function libraries[1]Chapter 3 RTL Design MethodologyCreate sub-programs which can be used in common Create reusable component librari……             

unfold

You Might Like

Uploader
csdn_can
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×