pdf

ALTERA CPLD FPGA Design (Advanced Edition).pdf

  • 2013-10-24
  • 110.97MB
  • Points it Requires : 1

ALTERA CPLD FPGA Design (Advanced Edition).pdf \"Altera FPGA\\CPLD Design\" combines the author\'s many years of work experience and discusses in depth the design and optimization techniques of Altera FPGA/CPLD. On the basis of discussing the design guidelines of FPGA/CPLD, it introduces the advanced applications of Altera devices; guides readers to learn the logic locking design tools, and discusses the timing constraints and static timing analysis methods in detail; discusses how to optimize the design with examples, and introduces the advanced design tools and system-level design techniques of Altera\'s programmable devices.

unfold

You Might Like

Uploader
Timson
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×