zip

Design of real-time video signal processing platform based on FPGA

  • 2013-09-22
  • 552.89KB
  • Points it Requires : 2

A design method for a real-time video signal processing platform based on FPGA is proposed. The system receives low frame rate digital YCbCr video signals, performs format and color space conversion, pixel sum, uses off-chip SDRAM memory as frame buffer and improves the frame rate through the timing controller, and finally amplifies the image signal through the VGA control module and displays it in real time on the VGA display. The entire design is implemented using Verilog HDL language, using Altera\'s EP2S60F1020C3N chip as the core device and the function is verified.

unfold

You Might Like

Uploader
PKelect
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×