rar

Implementation of Direct Sequence Spread Spectrum System Using FPGA

  • 2013-09-22
  • 632.14KB
  • Points it Requires : 2

The design uses 63-bit pn code as the code sequence of spread spectrum modulation. At the transmitting end, the information code is spread spectrum modulated; at the receiving end, the received spread spectrum modulated signal is despread, which enhances the anti-interference and reliability of the system. At the same time, the circuit design is implemented in Altera\'s Quartus II software using a combination of hardware description language VHDL and schematic diagram. The feasibility of the spread spectrum system is verified by downloading the circuit to Altera\'s CycloneIII EP3C10E144C8N chip for debugging.

unfold

You Might Like

Uploader
PKelect
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×