Abstract: Based on the LUT structure of FPGA, an improved DA algorithm is proposed to realize high-speed and high-order FIR filter in time domain to meet the needs of radar digital pulse compression. It is experimentally verified on Xilinx\'s VertexⅡ FPGA.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore