EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

EDD1216AASE-6B-E

Description
128M bits DDR SDRAM (8M words x 16 bits)
Categorystorage    storage   
File Size471KB,49 Pages
ManufacturerELPIDA
Websitehttp://www.elpida.com/en
Environmental Compliance
Download Datasheet Parametric Compare View All

EDD1216AASE-6B-E Overview

128M bits DDR SDRAM (8M words x 16 bits)

EDD1216AASE-6B-E Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerELPIDA
Parts packaging codeBGA
package instructionTBGA,
Contacts60
Reach Compliance Codeunknow
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time0.7 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PBGA-B60
length13 mm
memory density134217728 bi
Memory IC TypeDDR DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals60
word count8388608 words
character code8000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize8MX16
Package body materialPLASTIC/EPOXY
encapsulated codeTBGA
Package shapeRECTANGULAR
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.14 mm
self refreshYES
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width8 mm

EDD1216AASE-6B-E Related Products

EDD1216AASE-6B-E EDD1216AASE-7A-E EDD1216AASE
Description 128M bits DDR SDRAM (8M words x 16 bits) 128M bits DDR SDRAM (8M words x 16 bits) 128M bits DDR SDRAM (8M words x 16 bits)
Is it Rohs certified? conform to conform to -
Maker ELPIDA ELPIDA -
Parts packaging code BGA BGA -
package instruction TBGA, TBGA, -
Contacts 60 60 -
Reach Compliance Code unknow unknow -
ECCN code EAR99 EAR99 -
access mode FOUR BANK PAGE BURST FOUR BANK PAGE BURST -
Maximum access time 0.7 ns 0.75 ns -
Other features AUTO/SELF REFRESH AUTO/SELF REFRESH -
JESD-30 code R-PBGA-B60 R-PBGA-B60 -
length 13 mm 13 mm -
memory density 134217728 bi 134217728 bi -
Memory IC Type DDR DRAM DDR DRAM -
memory width 16 16 -
Number of functions 1 1 -
Number of ports 1 1 -
Number of terminals 60 60 -
word count 8388608 words 8388608 words -
character code 8000000 8000000 -
Operating mode SYNCHRONOUS SYNCHRONOUS -
Maximum operating temperature 70 °C 70 °C -
organize 8MX16 8MX16 -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code TBGA TBGA -
Package shape RECTANGULAR RECTANGULAR -
Package form GRID ARRAY GRID ARRAY -
Peak Reflow Temperature (Celsius) 260 260 -
Certification status Not Qualified Not Qualified -
Maximum seat height 1.14 mm 1.14 mm -
self refresh YES YES -
Maximum supply voltage (Vsup) 2.7 V 2.7 V -
Minimum supply voltage (Vsup) 2.3 V 2.3 V -
Nominal supply voltage (Vsup) 2.5 V 2.5 V -
surface mount YES YES -
technology CMOS CMOS -
Temperature level COMMERCIAL COMMERCIAL -
Terminal form BALL BALL -
Terminal pitch 1 mm 1 mm -
Terminal location BOTTOM BOTTOM -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED -
width 8 mm 8 mm -
The basic structure and characteristics of DSP
Programming DSP chip is a microprocessor with a special structure. In order to achieve the purpose of fast digital signal processing, DSP chip generally adopts special software and hardware structure:...
Jacktang DSP and ARM Processors
TC58CVG0S3HxAIx Engineering Data Sheet
TC58CVG0S3HxAIx Engineering Data Sheet Introducing Toshiba Memory Hardware Data Designing portable devices If you are interested in SoC, you can also chat with me....
王大壮 Embedded System
How to overcome the huge source of electromagnetic interference in adjacent circuits
[size=4]Single-ended data transmission uses only one signal line, whose potential is considered to be ground. While the signal line provides a forward path for the signal current, the ground line prov...
灞波儿奔 Analogue and Mixed Signal
Connect to high-speed ADC via SPI
...
至芯科技FPGA大牛 FPGA/CPLD
Detailed explanation of MSP430 crystal oscillator configuration
Compared with MSP430 (F149), MSP430 (F5529) is more powerful. Introduction to UCS The UCS of MSP430F5XX/MSP430F6XX series devices contains five clock sources, namely: XT1CLK, VLOCLK, REFOCLK, DCOCLK a...
fish001 Microcontroller MCU
Is there any PWM chip that can adjust the phase?
My requirement is to have two PWM pulses with the same period but different pulse widths. They have a front-to-back relationship when working, with A in front and B in the back, and the interval can b...
bigbat Motor Drive Control(Motor Control)

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号