ISPLSI2032-180LJ44 datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> ISPLSI2032-180LJ44

ISPLSI2032-180LJ44: DescriptionEE PLD, 7.5ns, 32-Cell, CMOS, PQCC44; CategoryProgrammable logic devices Programmable logic; File Size394KB，16 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric View All

ISPLSI2032-180LJ44 Overview

EE PLD, 7.5ns, 32-Cell, CMOS, PQCC44

ISPLSI2032-180LJ44 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Lattice
Reach Compliance Code	unknown
Other features	YES
In-system programmable	YES
JESD-30 code	S-PQCC-J44
JTAG BST	NO
Number of macro cells	32
Number of terminals	44
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC44,.7SQ
Package shape	SQUARE
Package form	CHIP CARRIER
power supply	5 V
Programmable logic type	EE PLD
propagation delay	7.5 ns
Certification status	Not Qualified
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Base Number Matches	1

Preview

Download Datasheet

View All

Lead-

Free

Package

Options

Available!

ispLSI 2032/A

In-System Programmable High Density PLD

Functional Block Diagram

Features

• ENHANCEMENTS

— ispLSI 2032A is Fully Form and Function Compatible

to the ispLSI 2032, with Identical Timing

Specifcations and Packaging

— ispLSI 2032A is Built on an Advanced 0.35 Micron

CMOS

Technology

• HIGH DENSITY PROGRAMMABLE LOGIC

Output Routing Pool (ORP)

Select devices have been discontinued.

See Ordering Information section for product status.

Output Routing Pool (ORP)

—

1000 PLD Gates

32 I/O Pins, Two Dedicated Inputs

32 Registers

High Speed Global Interconnect

Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

• HIGH PERFORMANCE E

CMOS

TECHNOLOGY

—

Input Bus

GLB

Logic

Array

D Q

max

= 180 MHz Maximum Operating Frequency

= 5.0 ns Propagation Delay

TTL Compatible Inputs and Outputs

Electrically Erasable and Reprogrammable

Non-Volatile

100% Tested at Time of Manufacture

Unused Product Term Shutdown Saves Power

0139Bisp/2000

• IN-SYSTEM PROGRAMMABLE

• OFFERS THE EASE OF USE AND FAST SYSTEM

SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY

OF FIELD PROGRAMMABLE GATE ARRAYS

— Complete Programmable Device Can Combine Glue

Logic and Structured Designs

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control to

Minimize Switching Noise

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

— Lead-Free Package Options

— In-System Programmable (ISP™) 5V Only

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

to change without notice.

The ispLSI 2032 and 2032A are High Density Program-

mable Logic Devices. The devices contain 32 Registers,

32 Universal I/O pins, two Dedicated Input Pins, three

Dedicated Clock Input Pins, one dedicated Global OE

input pin and a Global Routing Pool (GRP). The GRP

provides complete interconnectivity between all of these

elements. The ispLSI 2032 and 2032A feature 5V in-

system programmability and in-system diagnostic

capabilities. The ispLSI 2032 and 2032A offer non-

volatile reprogrammability of the logic, as well as the

interconnect to provide truly reconfigurable systems.

The basic unit of logic on these devices is the Generic

Logic Block (GLB). The GLBs are labeled A0, A1 .. A7

(Figure 1). There are a total of eight GLBs in the ispLSI

2032 and 2032A devices. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/Exclusive OR array, and four outputs which can

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

Description

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

August 2006

2032_11

Input Bus

D Q

Global Routing Pool

(GRP)

Recommended Resources

Street light automatic controller circuit diagram using power switch TWH875

Portable device charging power circuit design

Two-way power supply system automatic conversion power supply system circuit diagram

+15V to -15V inverter circuit diagram

Width modulation, frequency modulation hybrid switching regulated power supply part 2

Thank you for your company in my spare time: Thanks to my WeChat friends HelloEEword, I can find a lot of useful information when browsing my Moments every day. It is also great that I can learn new knowledge and improve myself while I am on the...; lvyangyang Talking

NXP imx8m series product data sheet (based on Mir MYD-JX8MX): MYD-JX8MX product data sheetVersion V1.0Chapter 1 Overview In recent years, with the rapid development of embedded and Internet of Things technologies, various types of automatic equipment have gradua...; blingbling111 Embedded System

Program disappears after Flash power off: Hi everyone, I just debugged a new FPGA board, and the output test images were normal, but I encountered a problem when it came to solidification. I used NIOS to solidify the elf+sof files into EPCS. ...; BIT_Wang Altera SoC

Classic river crossing puzzle game: A classic river crossing game!...; ayou Talking

What? Microsoft deliberately lets you install pirated software!: [p=24, null, left][color=rgb(51, 51, 51)][font=arial]Recently, Academician Ni Guangnan of the Chinese Academy of Engineering expressed his unique views in an interview with the media, which triggered ...; eric_wang DIY/Open Source Hardware

Power supply overcurrent and overvoltage protection: I want to protect the power supply from voltage, undervoltage, surge, etc. Is there any reference design I can refer to? (Car power supply)...; xxhhzz Power technology

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components