EEWORLDEEWORLDEEWORLD

Part Number

Search

74HCT10D,652

Description
logic gates triple 3-input nand
Categorylogic    logic   
File Size33KB,6 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74HCT10D,652 Overview

logic gates triple 3-input nand

74HCT10D,652 Parametric

Parameter NameAttribute value
Brand NameNXP Semiconductor
Is it Rohs certified?conform to
MakerNXP
Parts packaging codeSOIC
package instructionSOP, SOP14,.25
Contacts14
Manufacturer packaging codeSOT108-1
Reach Compliance Codecompliant
ECCN codeEAR99
seriesHCT
JESD-30 codeR-PDSO-G14
JESD-609 codee4
length8.65 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeNAND GATE
MaximumI(ol)0.004 A
Humidity sensitivity level1
Number of functions3
Number of entries3
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP14,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
power supply5 V
Prop。Delay @ Nom-Sup36 ns
propagation delay (tpd)36 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNICKEL PALLADIUM GOLD
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.9 mm
Base Number Matches1
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT10
Triple 3-input NAND gate
Product specification
File under Integrated Circuits, IC06
December 1990

74HCT10D,652 Related Products

74HCT10D,652 74HC10DB,112 74HCT10PW,118 74HC10PW,118 74HCT10DB,112 74HCT10D,653 74HCT10PW,112 74HC10D,653
Description logic gates triple 3-input nand logic gates triple 3-input nand logic gates triple 3-input nand logic gates triple 3-input nand logic gates triple 3-input nand logic gates triple 3-input nand logic gates triple 3-input nand logic gates triple 3-input nand gate
Brand Name NXP Semiconductor NXP Semiconduc NXP Semiconduc NXP Semiconduc NXP Semiconduc NXP Semiconductor NXP Semiconductor NXP Semiconductor
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to
Maker NXP NXP NXP NXP NXP NXP NXP NXP
Parts packaging code SOIC SSOP1 TSSOP TSSOP SSOP1 SOIC TSSOP SOIC
package instruction SOP, SOP14,.25 SSOP, SSOP14,.3 TSSOP-14 TSSOP, TSSOP14,.25 SSOP, SSOP14,.3 SOP, TSSOP, TSSOP14,.25 SO-14
Contacts 14 14 14 14 14 14 14 14
Manufacturer packaging code SOT108-1 SOT337-1 SOT402-1 SOT402-1 SOT337-1 SOT108-1 SOT402-1 SOT108-1
Reach Compliance Code compliant compli unknow compli compli compliant compliant compliant
series HCT HC/UH HCT HC/UH HCT HCT HCT HC/UH
JESD-30 code R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14
length 8.65 mm 6.2 mm 5 mm 5 mm 6.2 mm 8.65 mm 5 mm 8.65 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE
Humidity sensitivity level 1 1 1 1 1 1 1 1
Number of functions 3 3 3 3 3 3 3 3
Number of entries 3 3 3 3 3 3 3 3
Number of terminals 14 14 14 14 14 14 14 14
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SSOP TSSOP TSSOP SSOP SOP TSSOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260 260 260
propagation delay (tpd) 36 ns 29 ns 36 ns 29 ns 36 ns 36 ns 36 ns 29 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.75 mm 2 mm 1.1 mm 1.1 mm 2 mm 1.75 mm 1.1 mm 1.75 mm
Maximum supply voltage (Vsup) 5.5 V 6 V 5.5 V 6 V 5.5 V 5.5 V 5.5 V 6 V
Minimum supply voltage (Vsup) 4.5 V 2 V 4.5 V 2 V 4.5 V 4.5 V 4.5 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal surface NICKEL PALLADIUM GOLD Nickel/Palladium/Gold (Ni/Pd/Au) NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL/PALLADIUM/GOLD (NI/PD/AU) NICKEL PALLADIUM GOLD NICKEL/PALLADIUM/GOLD (NI/PD/AU)
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 1.27 mm 0.65 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 30 30 30 30 30 30 30
width 3.9 mm 5.3 mm 4.4 mm 4.4 mm 5.3 mm 3.9 mm 4.4 mm 3.9 mm
Base Number Matches 1 1 1 1 1 1 1 1
JESD-609 code e4 e4 e4 e4 e4 - e4 -
MaximumI(ol) 0.004 A 0.004 A - 0.004 A 0.004 A - 0.004 A 0.004 A
Encapsulate equivalent code SOP14,.25 SSOP14,.3 - TSSOP14,.25 SSOP14,.3 - TSSOP14,.25 SOP14,.25
power supply 5 V 2/6 V - 2/6 V 5 V - 5 V 2/6 V
Schmitt trigger NO NO - NO NO - NO NO
DSP digital anti-noise module for airborne communication equipment
The third generation of anti-noise products in China currently use dynamic noise reduction (DNR) technology. DNR technology dynamically adjusts the output voice switch through the changing voice peak ...
fish001 DSP and ARM Processors
ESP32-C3 development board for 9.9 yuan with free shipping
I bought an ESP32-C3 development board for 9.9 yuan a few days ago, with free shipping, and planned to try running micropython on it. It is very small and well made....
dcexpert maychang Fun Electronics
Design method of high-speed graphics frame storage using DSP+FPGA architecture
Frame memory is the data channel between the graphics processor and the display device. All the graphic data to be displayed is first stored in the frame memory and then sent out for display. Therefor...
fish001 DSP and ARM Processors
Why can the defined pointer be used as an array?
/*Clear screen function--clear the entire screen to the same color*/void lcd_clear(unsigned int color){unsigned int num;unsigned int i = 0;unsigned int *startaddr = (unsigned int*)tftlcd_dev.framebuff...
shijizai Linux and Android
Have you ever used the YU4215 chip, SMD SO-8 package?
Have you ever used the YU4215 chip, SMD SO-8 package?...
蓝雨夜 Automotive Electronics
Pingtouge RISC-V Development Board--STEP2--Intelligent Voltage and Current Acquisition Controller Design Preparation Part 1
[i=s]This post was last edited by ylyfxzsx on 2022-3-23 21:03[/i]Since my main work is in testing instruments and I have a lot of dealings with factories, I plan to use the Pingtou Ge development boar...
ylyfxzsx XuanTie RISC-V Activity Zone

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号