TR726101%LF datasheet, PDF - EEWORLD Datasheet

TR726101%LF: DescriptionFixed Resistor, Wire Wound, 9W, 261ohm, 1017V, 1% +/-Tol, -20,20ppm/Cel,; CategoryPassive components The resistor; File Size97KB，4 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/; Environmental Compliance

Download Datasheet Parametric View All

TR726101%LF Overview

Fixed Resistor, Wire Wound, 9W, 261ohm, 1017V, 1% +/-Tol, -20,20ppm/Cel,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	756059915
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	0
structure	All-Welded
Lead diameter	1 mm
Number of terminals	2
Maximum operating temperature	350 °C
Minimum operating temperature	-55 °C
Package diameter	8 mm
Package length	30 mm
Package form	Axial
method of packing	TR
Rated power dissipation(P)	9 W
resistance	261 Ω
Resistor type	FIXED RESISTOR
series	T(WIREWOUND)
technology	WIRE WOUND
Temperature Coefficient	20 ppm/°C
Tolerance	1%
Operating Voltage	1017 V

Let's publish an original hydrology article "L-band small PA": Share a small L- band PA I searched Baidu for information about L -band PA and found everything.First of all, how to define the origin of L bandLet's get into the topic Let's verify it from a theoreti...; btty038 RF/Wirelessly

Adafruit LIS2MDL Triple Axis Magnetometer Manual with Code: ...; littleshrimp MEMS sensors

Recruiting embedded software development engineers: Headhunting Position [Shenzhen] Job Responsibilities: 1. Responsible for the design of UAV flight control embedded system architecture, module function development and verification; 2. Responsible for...; ff318421749 Recruitment

485 Communication Problems: [color=#666666][font=Tahoma, Verdana, Arial,]I would like to ask an expert, does the common ground or non-common ground (isolation) of the two sides of 485 communication affect the communication dista...; chenbingjy stm32/stm8

TDC - Time to Digital Converter: When using the delay chain in FPGA to implement tdc, when latching the output data of the delay chain, the input data change near the clock edge violates the setup and hold time of the trigger, causin...; FPGA菜鸡 EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components