XC5VSX35T-3FF665C datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> XC5VSX35T-3FF665C

XC5VSX35T-3FF665C: DescriptionIC fpga 360 I/O 665fcbga; CategoryProgrammable logic devices Programmable logic; File Size2MB，166 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/

Download Datasheet Parametric View All

XC5VSX35T-3FF665C Overview

IC fpga 360 I/O 665fcbga

XC5VSX35T-3FF665C Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	XILINX
Parts packaging code	BGA
package instruction	BGA, BGA665,26X26,40
Contacts	665
Reach Compliance Code	not_compliant
ECCN code	3A991.D
Combined latency of CLB-Max	0.67 ns
JESD-30 code	S-PBGA-B665
JESD-609 code	e0
length	27 mm
Humidity sensitivity level	4
Configurable number of logic blocks	2720
Number of entries	360
Number of logical units	34816
Output times	360
Number of terminals	665
Maximum operating temperature	85 °C
Minimum operating temperature
organize	2720 CLBS
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA665,26X26,40
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	225
power supply	1,2.5 V
Programmable logic type	FPGA
Certification status	Not Qualified
Maximum seat height	2.9 mm
Maximum supply voltage	1.05 V
Minimum supply voltage	0.95 V
Nominal supply voltage	1 V
surface mount	YES
Temperature level	OTHER
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	27 mm

Preview

Download Datasheet

View All

Virtex-5 FPGA

Configuration User

Guide

UG191 (v3.12) May 8, 2017

Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum

extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL

WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF

MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether

in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising

under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or

consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action

brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.

Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product

specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are

subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at

www.xilinx.com/legal.htm#tos;

IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx

products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and

liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at

www.xilinx.com/legal.htm#tos.

herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Revision History

The following table shows the revision history for this document.

Date

04/14/2006

05/12/2006

Version

1.0

1.1

Revision

Initial Xilinx release.

Minor typographical edits to entire document to improve clarity.

Chapter 1: Revised

Table 1-1, Table 1-2, Table 1-9, Table 1-11.

Chapter 2: Clarified bit-swapping (Byte Swap rule) throughout. Updated

“Page Mode

Support,” page 71.

Chapter 8: Added new section called

“MultiBoot Bitstream Spacing,” page 155.

Chapter 9: Added

“Post_CRC Constraints”

section.

Virtex-5 FPGA Configuration Guide

www.xilinx.com

UG191 (v3.12) May 8, 2017

Recommended Resources

Agricultural small tractor lighting circuit

Color TV infrared remote control receiving circuit

DC and DC converter circuit diagram with magnetic amplifier

Double voltage circuit diagram

Barcode signal conditioning circuit

12V regulated power supply circuit using photoelectric coupling as short circuit protection

How to design hollow fonts: Here’s how: 1. Execute the menu bar command "Place" → "Text", shortcut key "PS", and place the required text.2. Double-click the placed text to change the properties (or press the Tab key to modify th...; tom_liao PCB Design

Three considerations for selecting Ethernet for harsh industrial environments: Since its introduction, Ethernet has grown by leaps and bounds and is now widely used in the commercial and enterprise markets. With its well-defined standards and ease of deployment, it is only natur...; alan000345 TI Technology Forum

dB, why is it so important for RF engineers?: When it comes to RF design project indicators, the most common word is dB. For an RF engineer, dB is sometimes as familiar as his or her own name. dB is a logarithmic unit that provides a convenient w...; btty038 RF/Wirelessly

[New Year's Flavor Competition] + Show off your New Year's Eve dinner and see where the Coke is. If you find it, you win a prize!: [i=s]This post was last edited by Wang Xingang on 2019-2-12 09:16[/i] [size=14px]I wish all the pigs a happy life! May everything go well! (Make more money from chicken feet and pig trotters, and you ...; 王欣刚 Talking

【RPi PICO】Calculate Mandelbrot Improved Version: The previous version of the program has been modified to use different characters to represent different colors (divergence speeds), which has a better effect.from time import ticks_ms, ticks_diffMAX_...; dcexpert MicroPython Open Source section

How to convert PWM signal into analog signal: There is a position sensor that measures position changes . I used the voltage range of a multimeter to measure the output signal of the sensor, and the result showed an analog signal, that is, the po...; Aguilera Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components