SA324282F36HBR datasheet, PDF - EEWORLD Datasheet

SA324282F36HBR: DescriptionParallel - Fundamental Quartz Crystal, 28.224MHz Nom,; CategoryPassive components Crystal/resonator; File Size297KB，5 Pages; ManufacturerCTS; Environmental Compliance

Download Datasheet Parametric View All

SA324282F36HBR Overview

Parallel - Fundamental Quartz Crystal, 28.224MHz Nom,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145149355736
Reach Compliance Code	compliant
YTEOL	7.2
Other features	AEC-Q200; AT-CUT
Ageing	3 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	10 µW
frequency stability	0.01%
frequency tolerance	30 ppm
JESD-609 code	e4
load capacitance	13 pF
Installation features	SURFACE MOUNT
Nominal operating frequency	28.224 MHz
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
physical size	3.2mm X 2.5mm X 0.8mm
Series resistance	70 Ω
surface mount	YES
Terminal surface	GOLD OVER NICKEL

Introduction to TI's latest TPSM84x24EVM-013 evaluation module (EVM): The Texas Instruments TPSM84x24EVM-013 Power Module Evaluation Board is configured to evaluate the operation of the TPSM84424, TPSM84624, or TPSM84824. These power modules provide 4.0A (TPSM84424), 6....; 电容器 Analogue and Mixed Signal

Key concepts and definitions of 5G mmWave OTA testing: Prior to 5G, most wireless device testing was performed using a conducted approach. This included testing modem chipsets, radio frequency (RF) parametric testing, and full device functionality and per...; Jacktang Wireless Connectivity

EEWORLD University ---- PRU-ICSS: Processor and multiple ADC interfaces: PRU-ICSS: Processor to Multiple ADC Interface : https://training.eeworld.com.cn/course/5018...; wanglan123 Talking

[Zero-knowledge ESP8266 tutorial] Quick Start 20 OLED local hour clock: Last time, we used NTP to obtain and correct our own time. But it is far from enough. When you find that an alarm clock has begun to fail to wake you up, you will be very distressed. How to control th...; roc2 stm32/stm8

EEWORLD University ---- Altera max10 fpga training video: Altera MAX10 FPGA training video : https://training.eeworld.com.cn/course/5154Altera Max10 FPGA training video, covering GPIO, clock, configuration, security, flash memory, etc....; 抛砖引玉 FPGA/CPLD

Audio signal single echo effect processing: [i=s]This post was last edited by bqgup on 2020-8-4 18:05[/i] # Audio signal single echo effect processing## 1. Echo signal principle#### When a sound signal encounters an obstacle during propagation,...; bqgup Innovation Lab

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components