EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

ABM2-40.001MHZ-SB1V-F-T

Description
Series - 3Rd Overtone Quartz Crystal, 40.001MHz Nom, SMD, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size1MB,4 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABM2-40.001MHZ-SB1V-F-T Overview

Series - 3Rd Overtone Quartz Crystal, 40.001MHz Nom, SMD, 2 PIN

ABM2-40.001MHZ-SB1V-F-T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1352402363
package instructionSMD, 2 PIN
Reach Compliance Codecompliant
Country Of OriginTaiwan
YTEOL6.95
Ageing5 PPM/ FIRST YEAR
Crystal/Resonator TypeSERIES - 3RD OVERTONE
Drive level100 µW
frequency stability0.012%
frequency tolerance10 ppm
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency40.001 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical size8.0mm X 4.5mm X 1.4mm
Series resistance50 Ω
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
dsp 28335 ConfigCpuTimer() detailed introduction
This is my own understanding; what I wrote may not be correct, please give me more advice; Many of the ones I saw online were just copy-pasted versions, which didn't seem quite right.The figure shows ...
fish001 DSP and ARM Processors
TMS320C6678 ZYNQ Development Manual camera_edge_display video case
[i=s]This post was last edited by Bie Da Niu Niu on 2021-5-21 14:17[/i]The detailed information of the development manual of TMS320C6678 ZYNQ will focus on 8 major sections, including cameralink_loopb...
别打牛牛 DSP and ARM Processors
How to Become a Qualified Electronic Engineer
If you see a good article, share it with everyone. If you want to be an outstanding electronic engineer, Lao Shu can talk about his own views.To be an electronic engineer, you should start with 51, wh...
led2015 Talking
[Project Source Code] Six Golden Rules for Naming Verilog Code Based on FPGA
Six golden rules for Verilog code namingFPGA development circleSixgolden rules for naming in Verilog code.   1. Naming of system-level signals.  System-level signals refer to global signals such as re...
小梅哥 Altera SoC
Display bit variable icon--LCD display
Application Example : Using TOPWAY Smart LCD (HMT050CC-C) to display bit variable icons The first stepis to create a project The second step isto create a page and import the background image Step 3:A...
慈俭不敢为人先 Industrial Control Electronics
The Anti-Monopoly Law is expected to be issued, and the telecommunications industry will not be treated in a one-size-fits-all manner
The Anti-Monopoly Law is expected to be issued, and the telecommunications industry will not be treated in a one-size-fits-all manner 2006-7-19  After 12 years of preparation, the draft of the Anti-mo...
hkn RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号