EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

FYM24SRTS

Description
Card Edge Connector, 24 Contact(s), 2 Row(s), Straight, 0.156 inch Pitch, Solder Terminal, Hole .125-.137, Green Insulator, Receptacle
CategoryThe connector    The connector   
File Size424KB,3 Pages
ManufacturerSullins Connector Solutions
Environmental Compliance  
Download Datasheet Parametric View All

FYM24SRTS Overview

Card Edge Connector, 24 Contact(s), 2 Row(s), Straight, 0.156 inch Pitch, Solder Terminal, Hole .125-.137, Green Insulator, Receptacle

FYM24SRTS Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1157219891
Reach Compliance Codecompliant
ECCN codeEAR99
Board mount optionsMOUNTING FLANGE
body width0.325 inch
subject depth0.431 inch
body length4.683 inch
Body/casing typeRECEPTACLE
Connector typeCARD EDGE CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact completed and terminatedGold (Au) - with Nickel (Ni) barrier
Contact materialNOT SPECIFIED
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage1800VDC V
maximum insertion force4.448 N
Insulation resistance5000000000 Ω
Insulator colorGREEN
insulator materialGLASS FILLED POLYPHENYLENE SULFIDE
JESD-609 codee4
Plug contact pitch0.156 inch
Match contact row spacing0.14 inch
Installation option 1HOLE .125-.137
Installation option 2HORIZONTAL DRILL
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number1,(2 LD)
Number of rows loaded2
Maximum operating temperature200 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.137 inch
Terminal pitch3.9624 mm
Termination typeSOLDER
Total number of contacts24
Evacuation force-minimum value.278 N
Altium16.1 manufacturing output IPC-2581 and odb++ formats are not working
Altium16.1 manufacturing output IPC-2581 and odb++ formats are not possible.Both formats prompt this error, how to solve it?...
xy598646744 PCB Design
Three Key Points to Successfully Solving FPGA Design Timing Problems
Three Key Points to Successfully Solving FPGA Design Timing Problems...
zxopenljx EE_FPGA Learning Park
[CY8CKIT-149 PSoC 4100S Review] + Software Installation and Program Download
[i=s]This post was last edited by DDZZ669 on 2018-11-21 18:19[/i] [md]## Software Installation According to the [CY8CKIT-149 User Manual]([url=https://en.eeworld.com/bbs/forum.php?mod=attachment&aid=M...
DDZZ669 MCU
[Project source code] Modify waveform display color based on FPGA Modelsim
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 Altera SoC
Custom IP core
In libero soc 11.8, when I customize IP cores, i.e. blocks, I encounter confusions: 1. After encapsulating a module without parameters into a block, I can instantiate, synthesize, and simulate normall...
teleagle FPGA/CPLD
Electromagnetic compatibility design of DSP digital control system
Abstract: Fully digital control has become an inevitable trend in the development of modern power electronic equipment control methods. In order to improve the accuracy and reliability of the control ...
JasonYoo RF/Wirelessly

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号