EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3542ACA2C1302SG622.080000

Description
LVDS Output Clock Oscillator, 622.08MHz Nom, QFN, 10 PIN
CategoryPassive components    oscillator   
File Size1MB,49 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3542ACA2C1302SG622.080000 Overview

LVDS Output Clock Oscillator, 622.08MHz Nom, QFN, 10 PIN

SIT3542ACA2C1302SG622.080000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145148574750
package instructionLCC10,.12X.2,50/40
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.8
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT
maximum descent time0.46 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency622.08 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVDS
Output load100 OHM
Encapsulate equivalent codeLCC10,.12X.2,50/40
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.46 ns
Maximum supply voltage3.3 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3542
340 to 725 MHz Endura™ Series I
2
C/SPI Programmable Oscillator
Features
Description
The
SiT3542
is a ruggedized, ultra-low jitter, user
programmable oscillator with a maximum acceleration
sensitivity of 0.1 ppb/g. SiT3542, designed for high reliability
applications, offers the system designer great flexibility and
functionality in the most demanding environments.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
0.1 ppb/g acceleration sensitivity for harsh environments
Programmable frequencies (factory or via I
2
C/SPI)
from 340.000001 MHz to 725 MHz
Digital frequency pulling (DCO) via I
2
C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Any-frequency mode where the clock output can be re-
programmed to any frequency between 340 MHz and
725 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the
clock output can be steered or pulled by up to
±3200
ppm with 5 to 94 ppt (parts per trillion) resolution.
A user specifies the device’s default start-up frequency in
the ordering code. User programming of the device is
achieved via I
2
C or SPI. Up to 16 I
2
C addresses can be
specified by the user either as a factory programmable
option or via hardware pins, enabling the device to share
the I
2
C with other I
2
C devices.
The SiT3542 utilizes SiTime’s unique DualMEMS™
temperature sensing and TurboCompensation™ technology
to deliver exceptional dynamic performance
Applications
Land Mobile Communications
Avionics
Airframe / Engine Management Control
Satellite Base Stations
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
O
IS
M
A/ K
SD C L
S
10
9
OE / NC
OE / NC
GND
1
8
VDD
OUT-
OUT+
2
7
3
4
5
6
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3542 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 1.00
July 24, 2020
www.sitime.com
Share a plug-in mpfshell that can run MicroPyhton code on VSCODE.
If you use vscode, you might as well try it. Just search for micropython or mpfshell in the VSC extension store....
junhuanchen MicroPython Open Source section
「Feedback」I found a very interesting front-end bug
It should be the back and forth capture that triggers the expansion and closing. This thing is quite interesting. Let’s see how to modify it?...
吾妻思萌 Suggestions & Announcements
No matter what, in the end it will turn into people fighting people.
[i=s]This post was last edited by led2015 on 2020-2-18 21:47[/i][No matter what happens, it will eventually turn into a fight between the people, so the community should not exceed 140 people]I recent...
led2015 Talking
【Project source code】Timer based on FPGA TFT implementation
Adopts ac620 board, 5.0tft display The module software is PCtoLCD2002, 16 width, 8 pixels per character quartus 13.0 verilog implementation is not niosFunctions implemented: The top layer of TFT displ...
小梅哥 Altera SoC
[Modelsim FAQ] Error deleting "msim_transcript": permission denied...
Problem phenomenonErrordeleting "msim_transcript": permission denied.Check the NativeLink log fileCause of the problem:Multiple Modelsim windows are opened for the same project.Solution:Close the runn...
小梅哥 Altera SoC
Please recommend a boost boot chip
Hello, teachers! Please recommend a boost boot chipInput voltage 8-12V, output 12.6, output current 6A,with PWM for input control output...
Knight97538 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号