EEWORLDEEWORLDEEWORLD

Part Number

Search

ABL-08.0000MHZ-L-3-R-Q15-T

Description
Parallel - Fundamental Quartz Crystal, 8MHz Nom, HC/49US, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size1MB,3 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABL-08.0000MHZ-L-3-R-Q15-T Overview

Parallel - Fundamental Quartz Crystal, 8MHz Nom, HC/49US, 2 PIN

ABL-08.0000MHZ-L-3-R-Q15-T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1545397882
package instructionHC/49US, 2 PIN
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL6.25
Other featuresAT CUT; TR
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.015%
frequency tolerance25 ppm
JESD-609 codee3
load capacitance18 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency8 MHz
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
physical sizeL11.5XB5.0XH3.5 (mm)/L0.453XB0.197XH0.138 (inch)
Series resistance80 Ω
surface mountNO
Terminal surfaceBright Tin (Sn) - annealed
HC/49US (AT49) MICROPROCESSOR CRYSTAL
ABL Series
Moisture Sensitivity Level (MSL) – This product is Hermetically Sealed
and not Moisture Sensitive - MSL = N/A: Not Applicable
Pb
RoHS/RoHS II
11.5 x 5.0 x 3.5 mm
| | | | | | | | | | | | | | |
FEATURES:
• High reliability & Low Cost
• Tight stability & extended temperature
• Proven resistance welded metal package
APPLICATIONS:
• Home electronics
• Computers, modems, and communications
• High-precision TCXO and clock applications
• Microprocessors
STANDARD SPECIFICATIONS:
Parameters
Frequency Range
Minimum
3.579545
3.579545
Operation mode
34.00
24.01
Operating Temperature
Storage Temperature
Frequency Tolerance
Frequency Stability over the Operating
Temperature ( ref. to +25°C)
Equivalent series resistance (R1)
Shunt capacitance (C0)
Load capacitance (CL)
Drive Level
Aging @ 25°C per year
Insulation Resistance
Drive Level Dependency (DLD,
Minimum 7 points tested: from 1µW to
500µW)
0
-55
-50
-50
See table 1 below
7
18
100
500
±10
25% of Max
ESR
Max ESR in
Table 1
1000
±5
Typical
Maximum
70
33.999
70.00
50.00
+70
+125
+50
+50
ºC
ºC
ppm
ppm
pF
pF
µW
ppm
MΩ
ppm
MHz
Fundamental AT-
cut (Standard)
3
rd
OT AT-cut
(Standard)
Fundamental AT-
cut (See options)
See options
See options
See options
Units
Notes
See options
@ 100Vdc ± 15V
Δfrequency (Max –
Min)
ΔESR (Max – Min)
Max ESR over DLD
range
Table 1
Frequency (MHz)
3.579 - 4.999 (Fund.)
5.000 - 5.999 (Fund.)
6.000 - 7.999 (Fund.)
8.000 - 8.999 (Fund.)
9.000 - 9.999 (Fund.)
10.000 - 15.999 (Fund.)
16.000 - 50.000 (Fund.)
34.000 - 70.00 (3rd O/T)
ESR(Ω) max.
180
120
100
80
60
50
40
80
Lorem ipsum
REVISED: 03.27.2018
ABRACON IS
LL C
5101 Hidden Creek Lane Spicewood TX 78669
Phone: 512-371-6159 | Fax: 512-351-8858
For terms and conditions of sale please visit:
www.abracon.com
ABRACON IS
ISO9001-2008
CERTIFIED
2022 Brushless DC Motor Control Technology Seminar (the most rubbish conference I have ever attended)
Domestic semiconductor manufacturers have not yet shared their presentation PPTs. The demos presented are not very innovative. The most important thing is that lunch is not included. Instead, we were ...
1399866558 Motor Drive Control(Motor Control)
Detailed explanation of TI--M4 internal EEPROM
[size=4]The EEPROM in M4 is not addressed in the memory space, but is directly read and written by operating the register. Therefore, an address in the middle of the EEPROM belongs only to the EEPROM ...
Jacktang Microcontroller MCU
【GD32307E-START】Development practice->Add display to the development board to light up 128*64 LCD
In order to facilitate human-computer interaction and display information, a self-made 128*64LCD dot matrix screen is added to the GD32307E-START development board to facilitate subsequent advanced de...
ylyfxzsx GD32 MCU
How to install virtual machine on SinA33 development board
[i=s]This post was last edited by babyking on 2018-11-30 16:51[/i] [color=#333333][font=微软雅黑][size=18px]Today I got a Corethink development board, model SIN-A33, which uses Allwinner's A33 chip. Unlik...
babyking Linux and Android
How to Make DSP Digital Oscillator Generate Phase-Shifted Sine Wave
There are many ways to generate digital phase-shifted signals. The traditional direct digital frequency synthesis (DDS) phase-shifting principle is to first digitize the sine wave signal and form a da...
Aguilera DSP and ARM Processors
Newbie asks for advice on STC89c54RD+, RAM access value application
STC89c54RD+ defines array xdata a[18] _at_ 0x001d; I can change its value with the keyboard, but after powering on, its value changes randomly. I would like to ask you how to ensure that its value is ...
杨焕勇 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号