CALC1206B250A824J-T3 datasheet, PDF

CALC1206B250A824J-T3: DescriptionCeramic Capacitor, Multilayer, Ceramic, 25V, 5% +Tol, 5% -Tol, X7R, 15% TC, 0.82uF, Surface Mount, 1206, CHIP; CategoryPassive components capacitor; File Size399KB，14 Pages; ManufacturerThin Film Technology Corp (TFT); Environmental Compliance

Download Datasheet Parametric View All

CALC1206B250A824J-T3 Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 5% +Tol, 5% -Tol, X7R, 15% TC, 0.82uF, Surface Mount, 1206, CHIP

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145066830810
package instruction	, 1206
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.9
capacitance	0.82 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.15 mm
JESD-609 code	e3
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, PLASTIC, 7 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	25 V
Guideline	AEC-Q200
size code	1206
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	1.6 mm

About USB2.0 plug-in and switch: Can I use a high-speed analog switch such as TS3USB31 to switch DM/DP? According to the 3.0 protocol, the complete insertion/removal process needs to detect the VBus timing, and if only the data line ...; Ejack1979 Integrated technical exchanges

[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communication: [Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communicationBluetooth BLE Application NotesAfter checking the official website, I found the Bluetooth manual and started to learn and unders...; 雨夜很凉快 RF/Wirelessly

xilinx vivado xdc constraint syntax: 1. Purpose of Constraints Introduce the principle of FPGA constraints, understand that the purpose of constraints is to serve the design, to ensure that the design meets the timing requirements, and t...; zxopenljx EE_FPGA Learning Park

Design and Implementation of Digital Video Conversion Interface Based on FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

[AT-START-F403A Evaluation] VI. FreeRTOS system based on IAR security library (sLib) secondary development mode practice: [i=s]This post was last edited by uuxz99 on 2020-10-22 21:47[/i]In the process of implementing the slib function in the previous evaluation, due to the IAR crash problem, a compromise method was used ...; uuxz99 Domestic Chip Exchange

About the 2021 E-Sports Championship: [i=s]This post was last edited by Jacktang on 2021-8-9 08:26[/i]1. Notice on the designated devices for the sponsors of the 2021 TI Cup National Undergraduate Electronic Design Competition2. To ensure...; Jacktang Electronics Design Contest

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components