EEWORLDEEWORLDEEWORLD

Part Number

Search

NMC0805NPO561J100TRP3K

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.00056uF, Surface Mount, 0805, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size342KB,5 Pages
ManufacturerNIC Components Corp
Environmental Compliance  
Download Datasheet Parametric View All

NMC0805NPO561J100TRP3K Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.00056uF, Surface Mount, 0805, CHIP, ROHS COMPLIANT

NMC0805NPO561J100TRP3K Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1769418982
package instruction, 0805
Reach Compliance Codecompliant
Country Of OriginJapan, Mainland China, Taiwan
ECCN codeEAR99
YTEOL7
capacitance0.00056 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.35 mm
JESD-609 codee3
length2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, PAPER
positive tolerance5%
Rated (DC) voltage (URdc)100 V
size code0805
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width1.25 mm
Multilayer Ceramic Chip Capacitors
FEATURES
CLASS I DIELECTRIC, TEMPERATURE COMPENSATING
HIGH STABILITY OVER TIME, VOLTAGE AND
TEMPERATURE CHANGES
LOW DIELECTRIC LOSS
NICKEL BARRIER TERMINATIONS AND EXCELLENT
MECHANICAL STRENGTH
SPECIFICATIONS
Capacitance Range
NMC Series NPO
Expanded
Value Range
Up to 0.1µF
0.3pF to 0.1µF
<5pF: ±0.1pF(B), ± 0.25pF(C)
Capacitance Tolerance
>5pF
to <10pF: ±0.1pF(B), ± 0.25pF(C), ±0.5pF(D)
10pF and above: ±1%(F), ±2%(G), ±5% (J)
Operating Temperature Range
-55°C ~ +125°C
Temperature Characteristics
0 ± 30ppm/°C
Rated Voltages
10Vdc, 16Vdc, 25Vdc, 35Vdc, 50Vdc, 100Vdc (see NMC-H Series for higher voltages)
Dissipation Factor
For values >30pF 0.1% @ 25°C; For values
<
30pF Q=400+20 x C (C in pF)
insulation Resistance
10,000Megohms min. or 500Megohm/µF (min.), whichever is less @ +25°C
Dielectric Withstanding Voltage
250% of Rated Voltage for 1 ~ 5 seconds, 50mA maximum current
Test Conditions (EIA-198-2E)
<1000pF;
1MHz, 1.2Vrms max. or >1000pF; 1KHz, 1.2Vrms max.
Note: Reflow soldering allowed for all case sizes. Contact NIC for wave soldering restrictions.
Voltage Coefficient of
Capacitance - NPO
Minimum Insulation Resistance
vs Temperature
0.4
0.3
0.2
0.1
0.0
-0.1
-0.2
-0.3
-0.4
-55
Typical NPO Temperature Coefficient
0.2
0.1
0.0
-0.1
10,000
1000
100
10
10
-25
0 25
50 75 100
Temperature (Degrees Celsius)
1000
100
10
1
0.1
0.01
1
125
-0.2
0 10 20 30 40 50 60 70 80 90 100
DC Volts Applied
0.2
0.1
25
100 150
Temperature (Degrees C)
Impedance vs. Frequency NPO
Aging Rate - NPO
1000pF
100pF
0.0
-0.1
-0.2
1
10
100
Hours
1000
10000
10
100
Frequency (MHz)
1000
PART NUMBER SYSTEM
NMC 0805 NPO 101 J 50 TRP or TRPLP 3K
F
Series
RoHS Compliant
"3K" denotes optional reel quantity or
"4" denotes optional 4mm carrier width (01005 case size only)
Tape & Reel (Embossed Plastic Carrier)
Tape & Reel (Punched carrier)
Voltage (Vdc)
Capacitance Tolerance Code (see chart)
Capacitance Code, expressed in pF, first 2 digits are
significant, 3rd digit is no. of zeros, “R” indicates
decimal for under 10pF
Temperature Characteristic
Size Code (see chart)
®
1
NIC COMPONENTS CORP.
www.niccomp.com
www.lowESR.com
www.RFpassives.com
www.SMTmagnetics.com
Specifications are subject to change
Can signaltap be set to automatically trigger after power-on? I encounter abnormal counting after power-on.
The debug script reads out that a register is 1 after power-on. This section of code is generated by a for loop. The initial values of the other registers are normal and there is no problem with the t...
qan FPGA/CPLD
Share some practical tips
Embedded systems inevitably have to deal with chip registers, and register operations require bit operations. I won’t talk about the basic operations such as clearing a bit and setting a bit, but let’...
成风 Programming Basics
Experts, please explain the relationship between the various layers of the PCB
I have used protel 99 and AD 17, and I have been drawing low-speed PCBs. Although I have been in the industry for many years, I have not studied PCB knowledge in depth. Recently, I want to learn orcad...
bigbat PCB Design
Effects of Noise and Power Supply Rejection Ratio in Low Dropout (LDO) Regulators
Let us briefly discuss what is LDO.Low Dropout RegulatorA low dropout or LDO regulator is a DC linear regulator that can control the output voltage even when the input voltage provided to it is almost...
wangerxian Power technology
Reasons for connecting pull-up resistors to the I2C bus
Why does I2C need a pull-up resistor? Because it is an open-drain output.Why open drain output? The I2C protocol supports multiple master devices and multiple slave devices on one bus. If push-pull ou...
可乐zzZ MCU
An important wireless technology is about to make its debut. If you want to know more, read this!
An important wireless technology will make its debut, Ultra-Wideband (UWB) technology. Let's take a closer look.When you think of wireless technology, the first ones that come to mind are those that h...
alan000345 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号