EEWORLDEEWORLDEEWORLD

Part Number

Search

VT-800-EFR-2560-26M0000000TR

Description
Clipped Sine Output Oscillator, 26MHz Nom
CategoryPassive components    oscillator   
File Size367KB,7 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric View All

VT-800-EFR-2560-26M0000000TR Overview

Clipped Sine Output Oscillator, 26MHz Nom

VT-800-EFR-2560-26M0000000TR Parametric

Parameter NameAttribute value
Objectid145208389574
package instructionLCC4,.12X.2,145/90
Reach Compliance Codeunknown
YTEOL3
Ageing1 PPM/YEAR
Frequency Adjustment - MechanicalNO
frequency stability2.5%
Installation featuresSURFACE MOUNT
Number of terminals4
Nominal operating frequency26 MHz
Maximum operating temperature55 °C
Minimum operating temperature
Oscillator typeCLIPPED SINE
Output impedance10000 Ω
Output level0.8 V
Package body materialCERAMIC
Encapsulate equivalent codeLCC4,.12X.2,145/90
physical size5mm x 3.2mm x 1.1mm
Maximum slew rate2.5 mA
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
VT-800
Temperature Compensated Crystal Oscillator
Previous Vectron Model VTC4
VT-800
Description
Vectron’s VT-800 Temperature Compensated Crystal Oscillator (TCXO) is a quartz stabilized, clipped sine wave output,
temperature compensated oscillator, operating off either 2.8, 3.0, 3.3 or 5.0 volt supply, hermetically sealed 5x3.2 mm ceramic
package.
Features
Clipped Sine Wave Output
Output Frequencies to 40 MHz
Fundamental Crystal Design
Optional VCXO Function available
Gold over nickel contact pads
Hermetically Sealed Ceramic SMD package
Applications
Wireless Communications
Base Stations
Point to point radios
Broadband Access
Test Equipment
Handsets
• Product is compliant to RoHS directive
and fully compatible with lead free assembly
Block Diagram
V
DD
Crystal
Output
Analog
Temperature
Comp.
Vcontrol or NC
Gnd
Page1
Generate PWM based on msp430g2553 timer
#include "msp430g2553.h"//p1.2 outputs 50% square wave, p2.1 and 2.4 output 50% and 25% waveformsvoid main (void){WDTCTL= WDTPW + WDTHOLD; //Set the watchdog control register and turn off the watchdog...
fish001 Microcontroller MCU
Some experience in interpreting Verilog code.pdf
Some experience in interpreting Verilog code.pdf...
zxopenljx EE_FPGA Learning Park
What does it mean that wiring can be routed here? Can't wiring be routed on every layer?
What does it mean that wiring can be routed here? Can't wiring be routed on every layer?...
QWE4562009 Integrated technical exchanges
FPGA_100-day journey_ROM to digital tube display
FPGA_100-day journey_ROM to digital tube display...
zxopenljx EE_FPGA Learning Park
Xianji official dry goods: HPM6750 dual-core routine experience and multi-core debugging
HPM6750 from Pioneer Semiconductor integrates two RISC-V processors with a main frequency of up to 816MHz. Since there are two CPUs, why should we waste them? This article will show you how to try the...
谍纸天眼 Domestic Chip Exchange
Playing with Zynq Serial 23 - Creation and packaging of user-defined IP cores
1 OverviewThis section takes the led_controller_ip project in the zstar_ex04 folder as an example to demonstrate how to create an IP core for a simple LED flashing control module .To create a user-def...
ove学习使我快乐 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号