IS61QDPB22M36C2-450M3L datasheet, PDF

Datasheet> All Categories > storage> storage> IS61QDPB22M36C2-450M3L

IS61QDPB22M36C2-450M3L: DescriptionQDR SRAM,; Categorystorage storage; File Size756KB，31 Pages; ManufacturerISSI(Integrated Silicon Solution Inc.); Websitehttp://www.issi.com/; Environmental Compliance

Download Datasheet Parametric View All

IS61QDPB22M36C2-450M3L Overview

QDR SRAM,

IS61QDPB22M36C2-450M3L Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	8315636602
package instruction	LBGA,
Reach Compliance Code	compliant
Country Of Origin	Mainland China, Taiwan
ECCN code	3A991.B.2.A
YTEOL	7.3
Maximum access time	0.45 ns
JESD-30 code	R-PBGA-B165
JESD-609 code	e1
length	17 mm
memory density	75497472 bit
Memory IC Type	QDR SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	165
word count	2097152 words
character code	2000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	2MX36
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Maximum seat height	1.4 mm
Maximum supply voltage (Vsup)	1.89 V
Minimum supply voltage (Vsup)	1.71 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	10
width	15 mm

Preview

Download Datasheet

View All

IS61QDPB24M18C/C1/C2

IS61QDPB22M36C/C1/C2

4Mx18, 2Mx36

72Mb QUADP (Burst 2) Synchronous SRAM

(2.5 CYCLE READ LATENCY)

FEATURES



2Mx36 and 4Mx18 configuration available.

On-chip Delay-Locked Loop (DLL) for wide data

valid window.

Separate independent read and write ports with

concurrent read and write operations.

Max. 450 MHz clock for high bandwidth

Synchronous pipeline read with EARLY write

operation.

Double Data Rate (DDR) interface for read and

write input ports.

2.5 Cycle read latency.

Fixed 2-bit burst for read and write operations.

Two input clocks (K and K#) for address and control

registering at rising edges only.

Two echo clocks (CQ and CQ#) that are delivered

simultaneously with data.

Data valid pin (QVLD).

+1.8V core power supply and 1.5, 1.8V VDDQ, used

with 0.75, 0.9V VREF.

HSTL input and output interface.

Full data coherency.

Boundary scan using limited set of JTAG 1149.1

functions.

Byte Write capability.

Fine ball grid array (FBGA) package option:

13mmx15mm and 15mmx17mm body size

165-ball (11 x 15) array

Programmable impedance output drivers via 5x

user-supplied precision resistor.

ODT (On Die Termination) feature is supported

optionally on data input, K/K#, and BW

The end of top mark (C/C1/C2) is to define options.

IS61QDPB22M36C : Don’t care ODT function

and pin connection

IS61QDPB22M36C1 : Option1

IS61QDPB22M36C2 : Option2

Refer to more detail description at page 6 for each

ODT option.

APRIL 2018

DESCRIPTION

The IS61QDPB22M36C/C1/C2 and IS61QDPB24M18C/C1/

-C2 are 72Mb synchronous, high-performance CMOS static

random access memory (SRAM) devices.

These SRAMs have separate I/Os, eliminating the need for

high-speed bus turnaround. The rising edge of K clock

initiates the read/write operation, and all internal operations

are self-timed.

Refer to the

description of the basic operations of these

SRAMs.

The input address bus operates at double data rate.

Byte writes can change with the corresponding data-in to

enable or disable writes on a per-byte basis. An internal write

buffer enables the data-ins to be registered half a cycle

earlier than the write address. The first data-in burst is

clocked at the same time as the write command signal, and

the second burst is timed to the following rising edge of the

K# clock.

During the burst read operation, the data-outs from the first

bursts are updated from output registers of the second rising

edge of the K# clock (starting two and half cycles later after

read command). The data-outs from the second bursts are

updated with the third rising edge of the K clock. The K and

K# clocks are used to time the data-outs.

The device is operated with a single +1.8V power supply and

is compatible with HSTL I/O interface.

for a



without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A

04/23/2018

IS61QDPB24M18C/C1/C2

IS61QDPB22M36C/C1/C2

Ball Description

Symbol

K, K#

Type

Input

Description

Input clock: This input clock pair registers address and control inputs on the rising edge of K, and

registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of

phase with K. All synchronous inputs must meet setup and hold times around the clock rising

edges. These balls cannot remain VREF level.

Synchronous echo clock outputs: The edges of these outputs are tightly matched to the

synchronous data outputs and can be used as a data valid indication. These signals are free

running clocks and do not stop when Q tri-states.

DLL disable and reset input: when low, this input causes the DLL to be bypassed and reset the

previous DLL information. When high, DLL will start operating and lock the frequency after tCK lock

time. The device behaves in one clock read latency mode when the DLL is turned off. In this mode,

the device can be operated at a frequency of up to 167 MHz.

Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and

CQ#.

Synchronous address inputs: These inputs are registered and must meet the setup and hold times

around the rising edge of K. These inputs are ignored when device is deselected.

Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K

and K# during WRITE operations. See BALL CONFIGURATION figures for ball site location of

individual signals.

The x18 device uses D0~D17. D18~D35 should be treated as NC pin.

The x36 device uses D0~D35.

Synchronous data outputs: Output data is synchronized to the respective CQ and CQ#, or to the

respective K and K# if C and /C are tied to high. This bus operates in response to R# commands.

See BALL CONFIGURATION figures for ball site location of individual signals.

The x18 device uses Q0~Q17. Q18~Q35 should be treated as NC pin.

The x36 device uses Q0~Q35.

Synchronous write: When low, this input causes the address inputs to be registered and a WRITE

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous read: When low, this input causes the address inputs to be registered and a READ

cycle to be initiated. This input must meet setup and hold times around the rising edge of K.

Synchronous byte writes: When low, these inputs cause their respective byte to be registered and

written during WRITE cycles. These signals are sampled on the same edge as the corresponding

data and must meet setup and hold times around the rising edges of K and #K for each of the two

rising edges comprising the WRITE cycle. See Write Truth Table for signal to data relationship.

HSTL input reference voltage: Nominally VDDQ/2, but may be adjusted to improve system noise

margin. Provides a reference voltage for the HSTL input buffers.

Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.

Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and

Operating Conditions for range.

Ground of the device

Output impedance matching input: This input is used to tune the device outputs to the system data

bus impedance. Q and CQ output impedance are set to 0.2xRQ, where RQ is a resistor from this

ball to ground. This ball can be connected directly to VDDQ, which enables the minimum

impedance mode. This ball cannot be connected directly to VSS or left unconnected.

In ODT (On Die Termination) enable devices, the ODT termination values tracks the value of RQ.

The ODT range is selected by ODT control input.

IEEE1149.1 input pins for JTAG.

IEEE1149.1 output pins for JTAG.

No connect: These signals should be left floating or connected to ground to improve package heat

dissipation.

ODT control; Refer to SRAM features for the details.

CQ, CQ#

Output

Doff#

Input

QVLD

Output

Input

D0 - Dn

Input

Q0 - Qn

Output

Input

reference

Power

Ground

REF

DDQ

Input

TMS, TDI, TCK

TDO

ODT

Input

Output

N/A

Input

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A

04/23/2018

IS61QDPB24M18C/C1/C2

IS61QDPB22M36C/C1/C2

The data-in provided for writing is initially kept in write buffers. The information in these buffers is written into the array

on the third write cycle. A read cycle to the last write address produces data from the write buffers. Similarly, a read

address followed by the same write address produces the latest write data. The SRAM maintains data coherency.

During a write, the byte writes independently control which byte of any of the four burst addresses is written (see

X18/X36 Write Truth Tables

and

Timing Reference Diagram for Truth Table).

Whenever a write is disabled (W# is high at the rising edge of K), data is not written into the memory.

RQ Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V

to enable the SRAM to adjust

its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the

SRAM. For example, an RQ of 250Ω results in a driver impedance of 50Ω. The allowable range of RQ to guarantee

impedance matching is between 175Ω and 350Ω at V

DDQ

=1.5V. The RQ resistor should be placed less than two inches

away from the ZQ ball on the SRAM module. The capacitance of the loaded ZQ trace must be less than 7.5pF.

The ZQ pin can also be directly connected to V

DDQ

to obtain a minimum impedance setting. ZQ must never be

connected to V

Programmable Impedance and Power-Up Requirements

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in

supply voltage and temperature. During power-up, the driver impedance is in the middle of allowable impedances

value. The final impedance value is achieved within 1024 clock cycles.

Depth Expansion

Separate input and output ports enable easy depth expansion, as each port can be selected and deselected

independently. Read and write operations can occur simultaneously without affecting each other. Also, all pending

read and write transactions are always completed prior to deselecting the corresponding port.

Valid Data Indicator (QVLD)

A data valid pin (QVLD) is available to assist in high-speed data output capture. This output signal is edge-aligned with

the echo clock and is asserted HIGH half a cycle before valid read data is available and asserted LOW half a cycle

before the final valid read data arrives.

Delay Locked Loop (DLL)

Delay Locked Loop (DLL) is a new system to align the output data coincident with clock rising or falling edge to

enhance the output valid timing characteristics. It is locked to the clock frequency and is constantly adjusted to match

the clock frequency. Therefore device can have stable output over the temperature and voltage variation.

DLL has a limitation of locking range and jitter adjustment which are specified as tKHKH and tKCvar respectively in the

AC timing characteristics. In order to turn this feature off, applying logic low to the Doff# pin will bypass this. In the DLL

off mode, the device behaves with one clock cycle latency and a longer access time which is known in DDR-I or legacy

QUAD mode.

The DLL can also be reset without power down by toggling Doff# pin low to high or stopping the input clocks K and K#

for a minimum of 30ns.(K and K# must be stayed either at higher than VIH or lower than VIL level. Remaining Vref is

not permitted.) DLL reset must be issued when power up or when clock frequency changes abruptly. After DLL being

reset, it gets locked after 2048 cycles of stable clock.

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A

04/23/2018

Recommended Resources

LT3756 drives 50W LED string circuit

fifth order attenuator

Touch alarm electronic door lock

Ultra low frequency pulse generator circuit

Temperature regulating circuit for valve control

Tunnel diode bistable circuit

Find the root cause of the problem and optimize the GPRS network: With the introduction of General Packet Radio Service (GPRS) and its coexistence with the existing GSM, mobile network operators are facing new challenges. Like any new system, GPRS networks also expe...; fly RF/Wirelessly

After watching the excitement, see the door: I have finally finished watching the 2003, 2008, 2013 and 2017 editions...; PowerAnts Talking

Share: DSP2833x Programming Summary: (1) The error is as follows: ------------------------- tam2012112701.pjt - Debug ------------------------- [Linking...] "C:\CCStudio_v3.3\C2000\cgtools\bin\cl2000" -@"Debug.lkf"28335_RAM_lnk.cmd: erro...; 灞波儿奔 DSP and ARM Processors

MSP430 MCU Development Record (24): [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]tiankai001[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and...; tiankai001 Microcontroller MCU

Can this blue potentiometer be used for the load of the switching power supply?: [i=s] This post was last edited by electricor on 2018-8-16 22:09 [/i] The power supply output is 5v, and the current requirement is 3A. I want to test whether the current can reach 3A when the voltage...; electricor Power technology

Body temperature detection and status call monitoring system: summaryThis system is based on RS485 communication network, and realizes multi-node online temperature detection and status call. The system consists of two parts: the upper computer (master control s...; fish001 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components